REV. 1.0.2 TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER 2.0 FUNCTIONAL DESCRIPTIONS 2.1 CPU Interface" />
參數(shù)資料
型號: XR20V2172IL64-F
廠商: Exar Corporation
文件頁數(shù): 49/51頁
文件大?。?/td> 0K
描述: IC UART/TXRX I2C/SPI RS232 64QFN
標(biāo)準包裝: 260
特點: *
通道數(shù): 2,DUART
FIFO's: 64 字節(jié)
規(guī)程: RS232
電源電壓: 2.97 V ~ 3.63 V
帶自動流量控制功能:
帶IrDA 編碼器/解碼器:
帶故障啟動位檢測功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 64-QFN(9x9)
包裝: 托盤
XR20V2172
7
REV. 1.0.2
TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
2.0 FUNCTIONAL DESCRIPTIONS
2.1
CPU Interface
The V2172 can operate with either an I2C-bus interface or an SPI interface. The CPU interface is selected via
the I2C/SPI# input pin.
2.1.1
I2C-bus Interface
The I2C-bus interface is compliant with the Standard-mode and Fast-mode I2C-bus specifications. The I2C-
bus interface consists of two lines: serial data (SDA) and serial clock (SCL). In the Standard-mode, the serial
clock and serial data can go up to 100 kbps and in the Fast-mode, the serial clock and serial data can go up to
400 kbps. The first byte sent by an I2C-bus master contains a start bit (SDA transition from HIGH to LOW
when SCL is HIGH), 7-bit slave address and whether it is a read or write transaction. The next byte is the sub-
address that contains the address of the register to access. The V2172 responds to each write with an
acknowledge (SDA driven LOW by V2172 for one clock cycle when SCL is HIGH). If the TX FIFO is full, the
V2172 will respond with a negative acknowledge (SDA driven HIGH by V2172 for one clock cycle when SCL is
HIGH) when the CPU tries to write to the TX FIFO. The last byte sent by an I2C-bus master contains a stop bit
(SDA transition from LOW to HIGH when SCL is HIGH). See Figures 3 - 5 below. For complete details, see
the I2C-bus specifications.
FIGURE 3. I C START AND STOP CONDITIONS
SDA
SCL
S
P
START condition
STOP condition
FIGURE 4. MASTER WRITES TO SLAVE (V2172)
SW
A
AP
SLAVE
ADDRESS
REGISTER
ADDRESS
nDATA
White block: host to UART
Grey block: UART to host
FIGURE 5. MASTER READS FROM SLAVE (V2172)
SW
A
AR
SLAVE
ADDRESS
REGISTER
ADDRESS
White block: host to UART
Grey block: UART to host
A
S
SLAVE
ADDRESS
nDATA
ANA
P
LAST DATA
2
相關(guān)PDF資料
PDF描述
XR21V1410IL16TR-F IC USB UART FIFO FULL SPD 16QFN
XR21V1412IL32TR-F IC USB UART FIFO FULL SPD 32QFN
XR21V1414IM48-F IC UART FIFO USB QUAD 48TQFP
XR3178EID-F IC TXRX RS485 DIFF 3V 8NSOIC
XR5488EID-F IC TXRX RS485 PROFIBUS 8NSOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR20V2172L64-0A-EB 功能描述:UART 接口集成電路 Supports V2172 64pin QFN, I2C Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR20V2172L64-0B-EB 功能描述:UART 接口集成電路 Supports V2172 64pin QFN, SPI Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR-210 制造商:EXAR 制造商全稱:EXAR 功能描述:FSK MODULATOR / DEMODULATOR
XR-2100CJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MODEM
XR-2100CP 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MODEM