- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1976 > XR20V2172IL64-F (Exar Corporation)IC UART/TXRX I2C/SPI RS232 64QFN PDF資料下載
參數(shù)資料
| 型號： | XR20V2172IL64-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 27/51頁 |
| 文件大小： | 0K |
| 描述： | IC UART/TXRX I2C/SPI RS232 64QFN |
| 標準包裝： | 260 |
| 特點： | * |
| 通道數(shù)： | 2，DUART |
| FIFO's： | 64 字節(jié) |
| 規(guī)程： | RS232 |
| 電源電壓： | 2.97 V ~ 3.63 V |
| 帶自動流量控制功能： | 是 |
| 帶IrDA 編碼器/解碼器： | 是 |
| 帶故障啟動位檢測功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤 |
| 供應商設備封裝： | 64-QFN（9x9） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
XR20V2172
33
REV. 1.0.2
TWO CHANNEL I2C/SPI UART WITH 64-BYTE FIFO AND RS232 TRANSCEIVER
This is a 8-bit general purpose register for the user to store temporary data. The content of this register is
preserved during sleep mode but becomes 0xFF (default) after a power off-on cycle. There are also two other
registers (TLR and FIFO Rdy) that share the same address location as the Scratch Pad Register. See
4.11
Transmission Control Register (TCR) - Read/Write (requires EFR bit-4 = 1)
This register replaces MSR and is accessible only when MCR[2] = 1. This 8-bit register is used to store the RX
FIFO threshold levels to halt/resume transmission during hardware or software flow control.
TCR[3:0]: RX FIFO Halt Level
A value of 0-60 (decimal value of TCR[3:0] multiplied by 4) can be selected as the Halt Level. When the RX
FIFO is greater than or equal to this value, the RTS# output will be de-asserted if Auto RTS flow control is used
or the XOFF character(s) will be transmitted if Auto XON/XOFF flow control is used. It is recommended that
this value is greater than the RX Trigger Level.
TCR[7:4]: RX FIFO Resume Level
A value of 0-60 (decimal value of TCR[7:4] multiplied by 4) can be selected as the Resume Level. When the
RX FIFO is less than or equal to this value, the RTS# output will be re-asserted if Auto RTS flow control is used
or the XON character(s) will be transmitted if Auto XON/XOFF flow control is used. It is recommended that this
value is less than the RX Trigger Level.
4.12
Trigger Level Register (TLR) - Read/Write (requires EFR bit-4 = 1)
This register replaces SPR and is accessible under the conditions listed in Table 13. This 8-bit register is used
to store the RX and TX FIFO trigger levels used for interrupts.
TLR[3:0]: TX FIFO Trigger Level
A value of 4-60 (decimal value of TCR[3:0] multiplied by 4) can be selected as the TX FIFO Trigger Level.
When the number of available spaces in the TX FIFO is greater than or equal to this value, a Transmit Ready
interrupt is generated. For any non-zero value, TCR[3:0] will be used as the TX FIFO Trigger Level. If
TCR[3:0] = 0x0, then the TX FIFO Trigger Level is the value selected by FCR[5:4]. See Table 10.
TLR[7:4]: RX FIFO Trigger Level
A value of 4-60 (decimal value of TCR[7:4] multiplied by 4) can be selected as the RX FIFO Trigger Level.
When the number of characters received in the RX FIFO is greater than or equal to this value, a Receive Data
Ready interrupt is generated (a Receive Data Timeout interrupt is independent of the RX FIFO Trigger Level
and can be generated any time there is at least 1 byte in the RX FIFO and the RX input has been idle for the
timeout period described in “Section 2.9, Receiver” on page 14). For any non-zero value, TCR[7:4] will be
used as the RX FIFO Trigger Level. If TCR[7:4] = 0x0, then the RX FIFO Trigger Level is the value selected by
FCR[7:6]. See Table 10.
4.13
Transmit FIFO Level Register (TXLVL) - Read-only
This register reports the number of spaces available in the TX FIFO. If the TX FIFO is empty, the TXLVL
register will report that there are 64 spaces available. If the TX FIFO is full, the TXLVL register will report that
there are 0 spaces available.
4.14
Receive FIFO Level Register (RXLVL) - Read-only
This register reports the number of characters available in the RX FIFO. If the RX FIFO is empty, the RXLVL
register will report that there are 0 characters available. If the RX FIFO is full, the RXLVL register will report
that there are 64 characcters available.
4.15
GPIO Direction Register (IODir) - Read/Write
This register is used to program the direction of the GPIO pins. Bit-7 to bit-0 controls GPIO7 to GPIO0.
Logic 0 = set GPIO pin as input
Logic 1 = set GPIO pin as output
相關PDF資料 |
PDF描述 |
|---|---|
| XR21V1410IL16TR-F | IC USB UART FIFO FULL SPD 16QFN |
| XR21V1412IL32TR-F | IC USB UART FIFO FULL SPD 32QFN |
| XR21V1414IM48-F | IC UART FIFO USB QUAD 48TQFP |
| XR3178EID-F | IC TXRX RS485 DIFF 3V 8NSOIC |
| XR5488EID-F | IC TXRX RS485 PROFIBUS 8NSOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| XR20V2172L64-0A-EB | 功能描述:UART 接口集成電路 Supports V2172 64pin QFN, I2C Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR20V2172L64-0B-EB | 功能描述:UART 接口集成電路 Supports V2172 64pin QFN, SPI Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR-210 | 制造商:EXAR 制造商全稱:EXAR 功能描述:FSK MODULATOR / DEMODULATOR |
| XR-2100CJ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MODEM |
| XR-2100CP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MODEM |
發(fā)布緊急采購，3分鐘左右您將得到回復。