REV. 1.0.4 MSR [2]: Receiver Disable This bit can be used to disable the receiver by haltin" />
參數(shù)資料
型號： XR17V358IB-E8-EVB
廠商： Exar Corporation
文件頁數(shù)： 57/68頁
文件大?。?/td> 0K
描述： EVAL BOARD FOR XR17V358-E8
產(chǎn)品培訓(xùn)模塊： PCIe UARTs
UART Product Overview
標(biāo)準(zhǔn)包裝： 1
主要目的： 接口，UART
嵌入式： 否
已用 IC / 零件： XR17V358
已供物品： 板
相關(guān)產(chǎn)品： 1016-1294-ND - IC UART PCIE OCTAL 176FPBGA
其它名稱： 1016-1296
XR17V358
60
HIGH PERFORMANCE OCTAL PCI EXPRESS UART
REV. 1.0.4
MSR [2]: Receiver Disable
This bit can be used to disable the receiver by halting the Receive Shift Register (RSR). When this bit is set to
a logic 1, the receiver will operate in one of the following ways:
■
If a character is being received at the time of setting this bit, that character will be correctly received. No
more characters will be received.
■
If the receiver is idle at the time of setting this bit, no more characters will be received.
The receiver can be enabled and will start receiving characters by resetting this bit to a logic 0. The receiver
will operate in one of the following ways:
■
If the receiver is idle (RX pin is HIGH) at the time of setting this bit, the next character will be received
normally. It is recommended that the receiver be idle when resetting this bit to a logic 0.
■
If the receiver is not idle (RX pin is toggling) at the time of setting this bit, the RX FIFO will be filled with
unknown data.
Any data that is in the RX FIFO can be read out at any time whether the receiver is disabled or not.
Logic 0 = Enable Receiver (default).
Logic 1 = Disable Receiver.
MSR [1]: Transmitter Disable Modes
This bit is only applicable when MSR[3] = 1.
Logic 0 = No xon/xoff software flow control characters will be transmitted when the transmitter is disabled. If
there is a pending xon/xoff character to be sent while the transmitter is disabled, it will be transmitted. No
additional xon/xoff characters will be sent.
Logic 1 = Xon/xoff software flow control characters will be transmitted even though the transmitter is
disabled.
MSR[0]: Receiver Disable Modes
This is only applicable when MSR[2] = 1.
Logic 0 = All RX data and xon/xoff flow control characters are ignored.
Logic 1 = All RX data is ignored. Xon/xoff flow control characters are detected and acted upon.
4.12
SCRATCH PAD REGISTER (SPR) - Read/Write
This is a 8-bit general purpose register for the user to store temporary data. The content of this register is
preserved during sleep mode but becomes 0xFF (default) after a reset or a power off-on cycle.
4.13
FEATURE CONTROL REGISTER (FCTR) - Read/Write
This register controls the UART enhanced functions that are not available on ST16C554 or ST16C654.
FCTR[7:6]: TX and RX FIFO Trigger Table Select
These 2 bits select the transmit and receive FIFO trigger level table A, B, C or D. When table A, B, or C is
selected the auto RTS flow control trigger level is set to "next FIFO trigger level" for compatibility to ST16C550
and ST16C650 series. RTS/DTR# triggers on the next level of the RX FIFO trigger level, in another word, one
FIFO level above and one FIFO level below. See in Table 16 for complete selection with FCR bit [5:4] and
FCTR bits [7:6], i.e. if Table C is used on the receiver with RX FIFO trigger level set to 56 bytes, RTS/DTR#
output will de-assert at 60 and re-assert at 16.
相關(guān)PDF資料
PDF描述
EBM24DCSH-S288 CONN EDGECARD 48POS .156 EXTEND
EGM08DRST CONN EDGECARD 16POS DIP .156 SLD
V150B28E150BL CONVERTER MOD DC/DC 28V 150W
HSM06DRYH-S13 CONN EDGECARD 12POS .156 EXTEND
EBM24DCSD-S288 CONN EDGECARD 48POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR1857SN 制造商:Electro-Term/Hollingsworth 功能描述:
XR1858SN 制造商:Electro-Term/Hollingsworth 功能描述:
XR1859SN 制造商:Electro-Term/Hollingsworth 功能描述:
XR1859SNT 制造商:Hollingsworth 功能描述:
XR1880S 制造商:Electro-Term/Hollingsworth 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*