參數(shù)資料
型號: XR16C2852
廠商: Exar Corporation
英文描述: 3.3V AND 5V DUART WITH 128-BYTE FIFO
中文描述: 3.3V和5V杜阿爾特128字節(jié)FIFO
文件頁數(shù): 5/42頁
文件大?。?/td> 574K
代理商: XR16C2852
XR16C2852
REV. 2.0.0
3.3V AND 5V DUART WITH 128-BYTE FIFO
á
5
Pin type: I=Input, O=Output, I/O= Input/output, OD=Output Open Drain.
1.0
The XR16C2852 (2852) integrates the functions of 2
enhanced 16C550 Universal Asynchrounous Receiv-
er and Transmitter (UART). Each UART is indepen-
dently controlled having its own set of device configu-
ration registers. The configuration registers set is
16550 UART compatible for control, status and data
transfer. Additionally, each UART channel has 128-
bytes of transmit and receive FIFOs, automatic RTS/
CTS hardware flow control with hysteresis control,
automatic Xon/Xoff and special character software
flow control, programmable transmit and receive
FIFO trigger levels, FIFO level counters, infrared en-
coder and decoder (IrDA ver 1.0), programmable
baud rate generator with a prescaler of divide by 1 or
4, and data rate up to 3.125 Mbps. The XR16C2852
is a 5V and 3.3V device. The 2852 is fabricated with
an advanced CMOS process.
Enhanced Features
The 2852 DUART provides a solution that supports
128 bytes of transmit and receive FIFO memory, in-
stead of 64 bytes provided in the XR16L2752 and 16
bytes in the ST16C2552. The 2852 is designed to
work with high performance data communication sys-
tems, that require fast data processing time. In-
creased performance is realized in the 2852 by the
larger transmit and receive FIFOs, FIFO trigger level
control, FIFO level counters and automatic flow con-
trol mechanism. This allows the external processor to
handle more networking tasks within a given time. For
example, the ST16C2552 with a 16 byte FIFO, un-
loads 16 bytes of receive data in 1.53 ms (This exam-
ple uses a character length of 11 bits, including start/
stop bits at 115.2Kbps). This means the external
CPU will have to service the receive FIFO at 1.53 ms
intervals. However with the 128 byte FIFO in the
2852, the data buffer will not require unloading/load-
ing for 12.2 ms. This increases the service interval
giving the external CPU additional time for other ap-
plications and reducing the overall UART interrupt
PRODUCT DESCRIPTION
servicing time. In addition, the programmable FIFO
level trigger interrupt and automatic hardware/soft-
ware flow control is uniquely provided for maximum
data throughput performance especially when operat-
ing in a multi-channel system. The combination of the
above greatly reduces the CPU’s bandwidth require-
ment, increases performance, and reduces power
consumption.
The 2852 supports a half-duplex output direction con-
trol signaling pin, RTS# A/B, to enable and disable
the external RS-485 transceiver operation. It auto-
matically switches the logic state of the output pin to
the receive state after the last stop-bit of the last char-
acter has been shifted out of the transmitter. After re-
ceiving, the logic state of the output pin switches back
to the transmit state when a data byte is loaded in the
transmitter. The auto RS-485 direction control pin is
not activated after reset. To activate the direction con-
trol function, user has to set FCTR Bit-3 to “1”. This
pin is normally high for receive state, low for transmit
state.
Data Rate
The 2852 is capable of operation up to 3.125Mbps at
5V with 16x internal sampling clock rate. The device
can operate with an external 24 MHz crystal on pins
XTAL1 and XTAL2, or external clock source of up to
50MHz on XTAL1 pin. With a typical crystal of
14.7464 MHz and through a software option, the user
can set the prescaler bit for data rates of up to
921.6Kbps.
The rich feature set of the 2852 is available through
the internal registers. Automatic hardware/software
flow control, selectable transmit and receive FIFO
trigger levels, selectable TX and RX baud rates, infra-
red encoder/decoder interface, modem interface con-
trols, and a sleep mode are all standard features.
Following a power on reset or an external reset, the
2852 is software compatible with previous generation
of UARTs, 16C2552 and 16L2752.
GND
22, 12
Pwr
Power supply common, ground.
N
AME
44-PLCC
P
IN
#
T
YPE
D
ESCRIPTION
相關(guān)PDF資料
PDF描述
XR16C2852CJ 3.3V AND 5V DUART WITH 128-BYTE FIFO
XR16C2852IJ 3.3V AND 5V DUART WITH 128-BYTE FIFO
XR16C850CJ UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control
XR16C850CM UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control
XR16C850CP UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XR16C2852_05 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V DUAL UART WITH 128-BYTE FIFOS
XR16C2852CJ 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述:
XR16C2852CJ-0A-EB 功能描述:UART 接口集成電路 Supports C2852 44 ld PLCC, ISA Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR16C2852CJ-F 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
XR16C2852CJTR-F 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel