- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376453 > XR16C2852 (Exar Corporation) 3.3V AND 5V DUART WITH 128-BYTE FIFO PDF資料下載
參數(shù)資料
| 型號： | XR16C2852 |
| 廠商： | Exar Corporation |
| 英文描述： | 3.3V AND 5V DUART WITH 128-BYTE FIFO |
| 中文描述： | 3.3V和5V杜阿爾特128字節(jié)FIFO |
| 文件頁數(shù)： | 25/42頁 |
| 文件大?。?/td> | 574K |
| 代理商： | XR16C2852 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
XR16C2852
REV. 2.0.0
3.3V AND 5V DUART WITH 128-BYTE FIFO
á
25
LCR[4]: TX and RX Parity Select
If the parity bit is enabled with LCR bit-3 set to a logic
1, LCR BIT-4 selects the even or odd parity format.
Logic 0 = ODD Parity is generated by forcing an
odd number of logic 1’s in the transmitted character.
The receiver must be programmed to check the
same format (default).
Logic 1 = EVEN Parity is generated by forcing an
even number of logic 1’s in the transmitted charac-
ter. The receiver must be programmed to check the
same format.
LCR[5]: TX and RX Parity Select
If the parity bit is enabled, LCR BIT-5 selects the
forced parity format.
LCR BIT-5 = logic 0, parity is not forced (default).
LCR BIT-5 = logic 1 and LCR BIT-4 = logic 0, parity
bit is forced to a logical 1 for the transmit and
receive data.
LCR[6]: Transmit Break Enable
When enabled, the Break control bit causes a
break condition to be transmitted (the TX output is
forced to a “space’, logic 0, state). This condition
remains, until disabled by setting LCR bit-6 to a
logic 0.
Logic 0 = No TX break condition (default).
Logic 1 = Forces the transmitter output (TX) to a
“space”, logic 0, for alerting the remote receiver of a
line break condition.
LCR[7]: Baud Rate Divisors Enable
Baud rate generator divisor (DLL/DLM) enable.
Logic 0 = Data registers are selected. (default)
Logic 1 = Divisor latch registers are selected.
4.8
A
LTERNATE
F
UNCTION
R
EGISTER
(AFR) - R
EAD
/
W
RITE
This register is used to select specific modes of MF#
operation and to allow both UART register sets to be
written concurrently.
AFR[0]: Concurrent Write Mode
When this bit is set, the CPU can write concurrently to
the same register in both UARTs. This function is in-
tended to reduce the dual UART initialization time. It
can be used by the CPU when both channels are ini-
tialized to the same state. The external CPU can set
or clear this bit by accessing either register set.
When this bit is set, the channel select pin still selects
the channel to be accessed during read operations.
The user should ensure that LCR Bit-7 of both chan-
nels are in the same state before executing a concur-
rent write to the registers at address 0, 1, or 2.
Logic 0 = No concurrent write (default).
Logic 1 = Register set A and B are written concur-
rently with a single external CPU I/O write opera-
tion.
AFR[2:1]: MF# Output Select
These bits select a signal function for output on the
MF# A/B pins. These signal function are described
as: OP2#, BAUDOUT#, or RXRDY#. Only one signal
function can be selected at a time.
AFR[7:3]: Reserved
All are initialized to logic 0.
4.9
M
ODEM
C
ONTROL
R
EGISTER
(MCR)
OR
G
EN
-
ERAL
P
URPOSE
O
UTPUTS
C
ONTROL
- R
EAD
/
W
RITE
The MCR register is used for controlling the serial/
modem interface signals or general purpose inputs/
outputs.
MCR[0]: DTR# Output
The DTR# pin is a modem control output. If the mo-
dem interface is not used, this output may be used as
a general purpose output.
Logic 0 = Force DTR# output to a logic 1 (default).
Logic 1 = Force DTR# output to a logic 0.
MCR[1]: RTS# Output
The RTS# pin is a modem control output and may be
used for automatic hardware flow control by enabled
by EFR bit-6. If the modem interface is not used, this
output may be used as a general purpose output.
Logic 0 = Force RTS# output to a logic 1 (default).
Logic 1 = Force RTS# output to a logic 0.
T
ABLE
11: P
ARITY
SELECTION
LCR B
IT
-5 LCR B
IT
-4 LCR B
IT
-3
P
ARITY
SELECTION
X
X
0
No parity
0
0
1
Odd parity
0
1
1
Even parity
1
0
1
Force parity to mark,
“1”
1
1
1
Forced parity to
space, “0”
B
IT
-2
B
IT
-1
MF# F
UNCTION
0
0
OP2# (default)
0
1
BAUDOUT#
1
0
RXRDY#
1
1
Reserved
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| XR16C2852CJ | 3.3V AND 5V DUART WITH 128-BYTE FIFO |
| XR16C2852IJ | 3.3V AND 5V DUART WITH 128-BYTE FIFO |
| XR16C850CJ | UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
| XR16C850CM | UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
| XR16C850CP | UART with 128-byte FIFO’s FIFO Counters and Half-duplex Control |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| XR16C2852_05 | 制造商:EXAR 制造商全稱:EXAR 功能描述:2.97V TO 5.5V DUAL UART WITH 128-BYTE FIFOS |
| XR16C2852CJ | 制造商:Rochester Electronics LLC 功能描述: 制造商:Exar Corporation 功能描述: |
| XR16C2852CJ-0A-EB | 功能描述:UART 接口集成電路 Supports C2852 44 ld PLCC, ISA Interface RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16C2852CJ-F | 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
| XR16C2852CJTR-F | 功能描述:UART 接口集成電路 UART RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。