參數(shù)資料
型號(hào): XCV405E-6FG676C
廠商: Xilinx Inc
文件頁數(shù): 61/118頁
文件大?。?/td> 0K
描述: IC FPGA 1.8V C-TEMP 676-FBGA
產(chǎn)品變化通告: FPGA Family Discontinuation 18/Apr/2011
標(biāo)準(zhǔn)包裝: 1
系列: Virtex®-E EM
LAB/CLB數(shù): 2400
邏輯元件/單元數(shù): 10800
RAM 位總計(jì): 573440
輸入/輸出數(shù): 404
門數(shù): 129600
電源電壓: 1.71 V ~ 1.89 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 676-BGA
供應(yīng)商設(shè)備封裝: 676-FBGA(27x27)
Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
DS025-2 (v3.0) March 21, 2014
Module 2 of 4
43
R
— OBSOLETE — OBSOLETE — OBSOLETE — OBSOLETE —
SSTL2_II
A sample circuit illustrating a valid termination technique for
SSTL2_II appears in Figure 52. DC voltage specifications
appear in Table 31.
CTT
A sample circuit illustrating a valid termination technique for
CTT appear in Figure 53. DC voltage specifications appear
PCI33_3 & PCI66_3
PCI33_3 or PCI66_3 require no termination. DC voltage
specifications appear in Table 33.
Figure 52: Terminated SSTL2 Class II
Table 31:
SSTL2_II Voltage Specifications
Parameter
Min
Typ
Max
VCCO
2.3
2.5
2.7
VREF = 0.5 × VCCO
1.15
1.25
1.35
VTT = VREF + N(1)
1.11
1.25
1.39
VIH = VREF + 0.18
1.33
1.43
3.0(2)
VIL = VREF – 0.18
0.3(3)
1.07
1.17
VOH = VREF + 0.8
1.95
-
VOL = VREF – 0.8
0.55
IOH at VOH (mA)
15.2
-
IOLat VOL (mA)
15.2
-
Notes:
1.
N must be greater than or equal to –0.04 and less than or
equal to 0.04.
2.
VIH maximum is VCCO + 0.3.
3.
VIL minimum does not conform to the formula.
Figure 53: Terminated CTT
50
Ω
Z = 50
SSTL2 Class II
x133_16_111699
25
Ω
50
Ω
VREF = 1.25V
VTT= 1.25V
VCCO = 2.5V
VREF= 1.5V
VTT = 1.5V
50
Ω
VCCO = 3.3V
Z = 50
CTT
x133_17_111699
Table 32:
CTT Voltage Specifications
Parameter
Min
Typ
Max
VCCO
2.05(1)
3.3
3.6
VREF
1.35
1.5
1.65
VTT
1.35
1.5
1.65
VIH = VREF + 0.2
1.55
1.7
-
VIL = VREF – 0.2
-
1.3
1.45
VOH = VREF + 0.4
1.75
1.9
-
VOL= VREF – 0.4
-
1.1
1.25
IOH at VOH (mA)
8-
-
IOLat VOL (mA)
8
-
Notes:
1.
Timing delays are calculated based on VCCO min of 3.0V.
Table 33:
PCI33_3 and PCI66_3 Voltage
Specifications
Parameter
Min
Typ
Max
VCCO
3.0
3.3
3.6
VREF
--
-
VTT
--
-
VIH = 0.5 × VCCO
1.5
1.65
VCCO+ 0.5
VIL = 0.3 × VCCO
0.5
0.99
1.08
VOH = 0.9 × VCCO
2.7
-
VOL= 0.1 × VCCO
-
0.36
IOH at VOH (mA)
Note 1
-
IOLat VOL (mA)
Note 1
-
Note 1: Tested according to the relevant specification.
相關(guān)PDF資料
PDF描述
XC6VCX130T-1FFG484C IC FPGA VIRTEX 6 128K 484FFGBGA
AT24C02C-SSHM-T IC EEPROM 2KBIT 1MHZ 8SOIC
BQ4014MB-120 IC NVSRAM 2MBIT 120NS 32DIP
XC6VLX75T-1FFG784C IC FPGA VIRTEX 6 74K 784FFGBGA
XC4VLX40-11FFG1148C IC FPGA VIRTEX-4 LX 40K 1148FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCV405E-6FG676I 功能描述:IC FPGA 1.8V 676-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Virtex®-E EM 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XCV405E-6FG900C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV405E-6FG900I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV405E-7BG404C 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays
XCV405E-7BG404I 制造商:XILINX 制造商全稱:XILINX 功能描述:Virtex-E 1.8 V Extended Memory Field Programmable Gate Arrays