參數(shù)資料
型號(hào)： XCV200-6PQG240I
廠商： XILINX INC
元件分類(lèi)： FPGA
英文描述： FPGA, 1176 CLBS, 236666 GATES, 333 MHz, PQFP240
封裝： PLASTIC, QFP-240
文件頁(yè)數(shù)： 5/24頁(yè)
文件大?。?/td> 167K
代理商： XCV200-6PQG240I
Virtex 2.5 V Field Programmable Gate Arrays
R
DS003-3 (v3.2) September 10, 2002
Module 3 of 4
Production Product Specification
1-800-255-7778
13
CLB Switching Characteristics
Delays originating at F/G inputs vary slightly according to the input used. The values listed below are worst-case. Precise
values are provided by the timing analyzer.
Description
Symbol
Speed Grade
Units
Min
-6-5-4
Combinatorial Delays
4-input function: F/G inputs to X/Y outputs
TILO
0.29
0.6
0.7
0.8
ns, max
5-input function: F/G inputs to F5 output
TIF5
0.32
0.7
0.8
0.9
ns, max
5-input function: F/G inputs to X output
TIF5X
0.36
0.8
1.0
ns, max
6-input function: F/G inputs to Y output via F6 MUX
TIF6Y
0.44
0.9
1.0
1.2
ns, max
6-input function: F5IN input to Y output
TF5INY
0.17
0.32
0.36
0.42
ns, max
Incremental delay routing through transparent latch
to XQ/YQ outputs
TIFNCTL
0.31
0.7
0.8
ns, max
BY input to YB output
TBYYB
0.27
0.53
0.6
0.7
ns, max
Sequential Delays
FF Clock CLK to XQ/YQ outputs
TCKO
0.54
1.1
1.2
1.4
ns, max
Latch Clock CLK to XQ/YQ outputs
TCKLO
0.6
1.2
1.4
1.6
ns, max
Setup and Hold Times before/after Clock CLK(1)
Setup Time / Hold Time
4-input function: F/G Inputs
TICK/TCKI
0.6 / 0
1.2 / 0
1.4 / 0
1.5 / 0
ns, min
5-input function: F/G inputs
TIF5CK/TCKIF5
0.7 / 0
1.3 / 0
1.5 / 0
1.7 / 0
ns, min
6-input function: F5IN input
TF5INCK/TCKF5IN
0.46 / 0
1.0 / 0
1.1 / 0
1.2 / 0
ns, min
6-input function: F/G inputs via F6 MUX
TIF6CK/TCKIF6
0.8 / 0
1.5 / 0
1.7 / 0
1.9 / 0
ns, min
BX/BY inputs
TDICK/TCKDI
0.30 / 0
0.6 / 0
0.7 / 0
0.8 / 0
ns, min
CE input
TCECK/TCKCE
0.37 / 0
0.8 / 0
0.9 / 0
1.0 / 0
ns, min
SR/BY inputs (synchronous)
TRCKTCKR
0.33 / 0
0.7 / 0
0.8 / 0
0.9 / 0
ns, min
Clock CLK
Minimum Pulse Width, High
TCH
0.8
1.5
1.7
2.0
ns, min
Minimum Pulse Width, Low
TCL
0.8
1.5
1.7
2.0
ns, min
Set/Reset
Minimum Pulse Width, SR/BY inputs
TRPW
1.3
2.5
2.8
3.3
ns, min
Delay from SR/BY inputs to XQ/YQ outputs
(asynchronous)
TRQ
0.54
1.1
1.3
1.4
ns, max
Delay from GSR to XQ/YQ outputs
TIOGSRQ
4.9
9.7
10.9
12.5
ns, max
Toggle Frequency (MHz) (for export control)
FTOG (MHz)
625
333
294
250
MHz
Notes:
1.
A Zero "0" Hold Time listing indicates no hold time or a negative hold time. Negative values cannot be guaranteed "best-case", but
if a "0" is listed, there is no positive hold time.
相關(guān)PDF資料
PDF描述
XCV200-6BGG256I FPGA, 1176 CLBS, 236666 GATES, 333 MHz, PBGA256
XCV200-6BGG352I FPGA, 1176 CLBS, 236666 GATES, 333 MHz, PBGA352
XD010-04S-D4FY 350 MHz - 600 MHz RF/MICROWAVE WIDE BAND HIGH POWER AMPLIFIER
XF2B-2145-31A 21 CONTACT(S), FEMALE, STRAIGHT FFC/FPC CONNECTOR, SOLDER
XF2B-2545-31A 25 CONTACT(S), FEMALE, STRAIGHT FFC/FPC CONNECTOR, SOLDER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCV200E 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Field Programmable Gate Arrays
XCV200E-6BG240C 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Virtex⑩-E 1.8 V Field Programmable Gate Arrays
XCV200E-6BG240I 制造商:XILINX 制造商全稱(chēng):XILINX 功能描述:Virtex⑩-E 1.8 V Field Programmable Gate Arrays
XCV200E-6BG352C 功能描述:IC FPGA 1.8V C-TEMP 352-MBGA RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - FPGA（現(xiàn)場(chǎng)可編程門(mén)陣列） 系列:Virtex®-E 產(chǎn)品變化通告:Step Intro and Pkg Change 11/March/2008 標(biāo)準(zhǔn)包裝:1 系列:Virtex®-5 SXT LAB/CLB數(shù):4080 邏輯元件/單元數(shù):52224 RAM 位總計(jì):4866048 輸入/輸出數(shù):480 門(mén)數(shù):- 電源電壓:0.95 V ~ 1.05 V 安裝類(lèi)型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:1136-BBGA，F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:1136-FCBGA 配用:568-5088-ND - BOARD DEMO DAC1408D750122-1796-ND - EVALUATION PLATFORM VIRTEX-5
XCV200E-6BG352C0773 制造商:Xilinx 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*