參數(shù)資料
型號(hào)： XCS30-3BG256C
廠商： Xilinx Inc
文件頁(yè)數(shù)： 8/83頁(yè)
文件大小： 0K
描述： IC FPGA 5V C-TEMP 256-PBGA
標(biāo)準(zhǔn)包裝： 40
系列： Spartan®
LAB/CLB數(shù)： 576
邏輯元件/單元數(shù)： 1368
RAM 位總計(jì)： 18432
輸入/輸出數(shù)： 192
門數(shù)： 30000
電源電壓： 4.75 V ~ 5.25 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 256-BBGA
供應(yīng)商設(shè)備封裝： 256-PBGA
Spartan and Spartan-XL FPGA Families Data Sheet
16
DS060 (v2.0) March 1, 2013
Product Specification
R
Product Obsolete/Under Obsolescence
CLB signals from which they are originally derived are
shown in Table 10.
The RAM16X1D primitive used to instantiate the dual-port
RAM consists of an upper and a lower 16 x 1 memory array.
The address port labeled A[3:0] supplies both the read and
write addresses for the lower memory array, which behaves
the same as the 16 x 1 single-port RAM array described
previously. Single Port Out (SPO) serves as the data output
for the lower memory. Therefore, SPO reflects the data at
address A[3:0].
The other address port, labeled DPRA[3:0] for Dual Port
Read Address, supplies the read address for the upper
memory. The write address for this memory, however,
comes from the address A[3:0]. Dual Port Out (DPO) serves
as the data output for the upper memory. Therefore, DPO
reflects the data at address DPRA[3:0].
By using A[3:0] for the write address and DPRA[3:0] for the
read address, and reading only the DPO output, a FIFO that
can read and write simultaneously is easily generated. The
simultaneous
read/write
capability
possible
with
the
dual-port RAM can provide twice the effective data through-
put of a single-port RAM alternating read and write opera-
tions.
The timing relationships for the dual-port RAM mode are
shown in Figure 13.
Note that write operations to RAM are synchronous
(edge-triggered); however, data access is asynchronous.
Initializing RAM at FPGA Configuration
Both RAM and ROM implementations in the Spartan/XL
families are initialized during device configuration. The initial
contents are defined via an INIT attribute or property
attached to the RAM or ROM symbol, as described in the
library guide. If not defined, all RAM contents are initialized
to zeros, by default.
RAM initialization occurs only during device configuration.
The RAM content is not affected by GSR.
More Information on Using RAM Inside CLBs
Three application notes are available from Xilinx that dis-
cuss synchronous (edge-triggered) RAM: "Xilinx Edge-Trig-
gered and Dual-Port RAM Capability," "Implementing FIFOs
in Xilinx RAM," and "Synchronous and Asynchronous FIFO
Designs." All three application notes apply to both the Spar-
tan and the Spartan-XL families.
Fast Carry Logic
Each CLB F-LUT and G-LUT contains dedicated arithmetic
logic for the fast generation of carry and borrow signals.
This extra output is passed on to the function generator in
the adjacent CLB. The carry chain is independent of normal
routing resources. (See Figure 15.)
Dedicated fast carry logic greatly increases the efficiency
and performance of adders, subtractors, accumulators,
comparators and counters. It also opens the door to many
new applications involving arithmetic operation, where the
previous generations of FPGAs were not fast enough or too
inefficient. High-speed address offset calculations in micro-
processor or graphics systems, and high-speed addition in
digital signal processing are two typical applications.
The two 4-input function generators can be configured as a
2-bit adder with built-in hidden carry that can be expanded
to any length. This dedicated carry circuitry is so fast and
efficient that conventional speed-up methods like carry gen-
erate/propagate are meaningless even at the 16-bit level,
and of marginal benefit at the 32-bit level. This fast carry
logic is one of the more significant features of the Spartan
Table 10: Dual-Port RAM Signals
RAM Signal
Function
CLB Signal
D
Data In
DIN
A[3:0]
Read Address for
Single-Port.
Write Address for
Single-Port and
Dual-Port.
F[4:1]
DPRA[3:0]
Read Address for
Dual-Port
G[4:1]
WE
Write Enable
SR
WCLK
Clock
K
SPO
Single Port Out
(addressed by A[3:0])
FOUT
DPO
Dual Port Out
(addressed by
DPRA[3:0])
GOUT
Figure 15: Available Spartan/XL Carry Propagation
Paths
CLB
DS060_15_081100
相關(guān)PDF資料
PDF描述
MPC860PVR80D4R2 IC MPU POWERQUICC 80MHZ 357PBGA
IDT71T75602S133BG8 IC SRAM 18MBIT 133MHZ 119BGA
IDT71T75602S100BGG8 IC SRAM 18MBIT 100MHZ 119BGA
IDT71T75602S100BG8 IC SRAM 18MBIT 100MHZ 119BGA
IDT71V67803S166PFG IC SRAM 9MBIT 166MHZ 100TQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XCS30-3BG256I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-3BG280C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-3BG280I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-3BG84C 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
XCS30-3BG84I 制造商:XILINX 制造商全稱:XILINX 功能描述:Spartan and Spartan-XL Families Field Programmable Gate Arrays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*