參數(shù)資料
型號(hào): XC3030L-8VQ100I
廠商: XILINX INC
元件分類: FPGA
英文描述: Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
中文描述: FPGA, 100 CLBS, 1500 GATES, 80 MHz, PQFP100
封裝: PLASTIC, VQFP-100
文件頁(yè)數(shù): 67/76頁(yè)
文件大?。?/td> 731K
代理商: XC3030L-8VQ100I
R
November 9, 1998 (Version 3.1)
7-69
XC3000 Series Field Programmable Gate Arrays
7
XC3000 Series 100-Pin QFP Pinouts
XC3000A, XC3000L, XC3100A, and XC3100L families have identical pinouts
Unprogrammed IOBs have a default pull-up. This prevents an undefined pad level for unbonded or unused IOBs.
Programmed outputs are default slew-rate limited.
* This table describes the pinouts of three different chips in three different packages. The pin-description column lists 100 of
the 118 pads on the XC3042A that are connected to the 100 package pins. Two pads, indicated by double asterisks, do not
exist on the XC3030A, which has 98 pads; therefore the corresponding pins have no connections. Twenty-six pads,
indicated by single or double asterisks, do not exist on the XC3020A, which has 74 pads; therefore, the corresponding pins
have no connections. (See table on
page 65
.)
Pin No.
XC3020A
XC3030A
XC3042A
GND
A13-I/O
A6-I/O
A12-I/O
A7-I/O
I/O*
I/O*
A11-I/O
A8-I/O
A10-I/O
A9-I/O
VCC*
GND*
PWRDN
TCLKIN-I/O
I/O**
I/O*
I/O*
I/O
I/O
I/O
I/O
I/O
I/O
I/O
VCC
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Pin No.
XC3020A
XC3030A
XC3042A
I/O*
I/O*
M1-RD
GND*
MO-RT
VCC*
M2-I/O
HDC-I/O
I/O
LDC-I/O
I/O*
I/O*
I/O
I/O
I/O
INIT-I/O
GND
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O*
I/O*
XTL2-I/O
GND*
RESET
VCC*
DONE-PG
D7-I/O
BCLKIN-XTL1-I/O
D6-I/O
Pin No.
XC3020A
XC3030A
XC3042A
I/O*
I/O*
I/O
D5-I/O
CS0-I/O
D4-I/O
I/O
VCC
D3-I/O
CS1-I/O
D2-I/O
I/O
I/O*
I/O*
D1-I/O
PQFP
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
TQFP
VQFP
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
PQFP
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
TQFP
VQFP
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
PQFP
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
TQFP
VQFP
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
1
2
3
4
5
6
7
8
9
10
11
12
RDY/BUSY-RCLK-I/O
DO-DIN-I/O
DOUT-I/O
CCLK
VCC*
GND*
AO-WS-I/O
A1-CS2-I/O
I/O**
A2-I/O
A3-I/O
I/O*
I/O*
A15-I/O
A4-I/O
A14-I/O
A5-I/O
相關(guān)PDF資料
PDF描述
XC3030L-8VQ64C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3030L-8VQ64I Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3064L-8PC84C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3064L-8PC84I Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
XC3064L-8TQ144C Field Programmable Gate Arrays (XC3000A/L, XC3100A/L)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC3030L-8VQ64C 功能描述:IC FPGA C-TEMP 3.3V 64-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:XC3000A/L 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC3030L-8VQ64I 功能描述:IC FPGA I-TEMP 3.3V 64-VQFP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場(chǎng)可編程門陣列) 系列:XC3000A/L 產(chǎn)品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標(biāo)準(zhǔn)包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計(jì):3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應(yīng)商設(shè)備封裝:120-CPGA(34.55x34.55)
XC3042 制造商:Xilinx 功能描述:
XC3042-100CB100B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
XC3042-100CB100C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)