參數(shù)資料
型號: XA-SCC
廠商: NXP Semiconductors N.V.
英文描述: CMOS 16-bit communications microcontroller
中文描述: 的CMOS 16位微控制器的通信
文件頁數(shù): 18/42頁
文件大小: 229K
代理商: XA-SCC
Philips Semiconductors
Preliminary specification
XA-SCC
CMOS 16-bit communications microcontroller
1999 Mar 29
18
RSTSRC.7
RSTSRC.6
RSTSRC.5
RSTSRC.4
RSTSRC.3
RSTSRC.2
RSTSRC.1
RSTSRC.0
ROEN
R_WD
R_CMD
R_EXT
ResetOut function enable bit – see XA–SCC User Manual for details
Reserved for future use. Should not be set to 1 by user programs.
Reserved for future use. Should not be set to 1 by user programs.
Reserved for future use. Should not be set to 1 by user programs.
Reserved for future use. Should not be set to 1 by user programs.
Indicates that the last reset was caused by a watchdog timer overflow (see WARNING.)
Indicates that the last reset was caused by execution of the RESET instruction (see WARNING.)
Indicates that the last reset was caused by the external ResetIn input.
RSTRC
Reset Value = see below
ROEN
R_WD
R_CMD
R_EXT
Not Bit Addressable
Bit:
Bit
Symbol
Function
WARNING:
If ResetOut function is tied back into ResetIn pin, RSTSRC will always show external reset ONLY, because external reset always takes precedence over internal reset.
SU01124
7
6
5
4
3
2
1
0
Reg Type and Address = SFR 463h
LSB
MSB
Figure 3. RSTSRC Reset Source Register
DRAM Controller and Memory/IO Bus Interface
(MIF)
In the memory or system bus interface terminology, generic bus
cycles are synonymous with SRAM bus cycles, because these
cycles are designed to service SRAMs, Flash, EEPROM, peripheral
chips, etc. Chip select output pins function as either CS or RAS
depending on whether the memory bank has been programmed as
generic or DRAM.
The XA-SCC has a highly programmable memory bus interface with
a complete onboard DRAM controller. Most DRAMs (up to 8MBytes
per RAS pin), SRAMs, Flash, ROMs, and peripheral chips can be
connected to this interface with zero glue chips. The bus interface
provides 6 mappable chip select outputs, five of which can be
programmed to function as RAS strobes to DRAM. CAS generation,
proper address multiplexing for a wide range of DRAM sizes, and
refresh are all generated onboard. The bus timing for each individual
memory bank or peripheral can be programmed to accommodate
slow or fast devices.
Each memory bank and it’s associated RAS (chip select pin in
DRAM mode) output, can be programmed to access up to an
8MByte mappable address space in either EDO or FPM DRAM
modes (up to a total of 16MB of DRAM, or 32MB if 16MB of data
space and 16MB code space is elected.
WARNING:
Future
XA-SCC derivatives may not support separate code and data
spaces.)
Each memory bank and associated chip select programmed for
“generic” (SRAM, Flash, ROM, peripheral chips, etc) is capable of
supporting a 1Mbyte address space (six chip selects can thus
support 6MB of SRAM and other generic devices.)
The Memory Interface can be programmed to support both Intel
style and 68000 bus style SRAMs and peripherals.
相關(guān)PDF資料
PDF描述
XA1024 Temperature Sensor(Frequencies Range Between 2 And 30 MHz)(溫度傳感器(頻率范圍: 2至 30 MHz))
XA979 Temperature Sensor(Frequencies Range Between 2 And 30 MHz)(溫度傳感器(頻率范圍: 2至 30 MHz))
XAG30 XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
XAM1214-130 RF POWER TRANSISTORS L-BAND RADAR APPLICATIONS
XB0ASB03A1BR SCHOTTKY BARRIER DIODE 500MA 30V TYPE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XA-SK-AUDIO 制造商:XMOS Ltd 功能描述:SLICEKIT AUDIO SLICE CARD
XA-SK-E100 制造商:XMOS Ltd 功能描述:10/100 ETHERNET SLICE CARD
XA-SK-GPIO 制造商:XMOS Ltd 功能描述:GPIO SLICE CARD
XA-SK-ISBUS 制造商:XMOS Ltd 功能描述:INDUSTRIAL SLICE CARD
XA-SK-SCR480 制造商:XMOS Ltd 功能描述:DISPLAY SLICE CARD