參數(shù)資料
型號： XA-C3
廠商： NXP Semiconductors N.V.
英文描述： XA 16-bit microcontroller family 32K/1024 OTP CAN transport layer controller 1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID Filters, transport layer co-proce
中文描述： 的XA 16位微控制器系列32K/1024檢察官可以傳輸層控制器1的UART，1個SPI端口，CAN 2.0B總線，32可以讀取器，傳輸層合作proce
文件頁數(shù)： 32/68頁
文件大?。?/td> 368K
代理商： XA-C3
Philips Semiconductors
Preliminary specification
XA-C3
XA 16-bit microcontroller family
32K/1024 OTP CAN transport layer controller
1 UART, 1 SPI Port, CAN 2.0B, 32 CAN ID filters, transport layer co-processor
2000 Jan 25
25
Exception Interrupts
– process non–maskable events, such as
Reset, Stack Overflow, and Divide–by–zero.
The XA–C3 supports 42 vectored interrupts. These include 13
maskable Event Interrupts, 7 Software Interrupts, 16 Trap interrupts,
and 6 Exception Interrupts. The number of Event Interrupts is
related to the number of on–chip peripherals. The XA–C3 supports
13 maskable Event Interrupts. However, Software, Trap, and
Exception Interrupts are standardized within the XA core. For core
details refer to the XA User Guide.
Interrupt Structures
Four tables provide details of the XA-C3 Interrupt structure.
Table 14 defines the sixteen interrupt priority levels
Table 15 describes the Exception and Trap Interrupts
Table 16 explains the Event Interrupts
Table 17 lists the Software Interrupts
Event Interrupt Handling
If a higher priority Event occurs while a lower priority Event is being
serviced, the higher priority Event takes over.
When Events of different priorities occur simultaneously, the highest
priority Event is serviced first.
When Events of equal priority occur simultaneously, Arbitration
Ranking determines which Event is serviced first. See Table 15 and
Table 16.
Interrupt Priority Details
Each Event interrupt has 8 priority levels. Event interrupts may be
individually masked by bits in SFR Registers IEL and IEH (see
Table 5). Event interrupts can also be globally disabled via the EA bit
(IEL[7]).
Using 3–bit sub–groups, Interrupt Priority Assignment (IPA) registers
(IPA0, IPA1, IPA2, IPA4, IPA5, IPA6, and IPA7) assign 1 of 8 priority
levels per Event Interrupt. A zero value assigns interrupt priority 0, in
effect disabling an interrupt. The remaining seven priority levels are
defined in Table 14.
Table 14. Interrupt Priority Levels
Priority Level
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Type of Interrupt
Event Interrupt
Event Interrupt
Event Interrupt
Event Interrupt
Event Interrupt
Event Interrupt
Event Interrupt
Software Interrupt
Software Interrupt
Software Interrupt
Software Interrupt
Software Interrupt
Software Interrupt
Software Interrupt
Interrupt Disable
NOTE:
1. Details of the priority scheme may be found in the XA User
Guide.
Table 15. Exception and Trap Interrupt Vectors
DESCRIPTION
Reset (h/w, watchdog, s/w)
Breakpoint (h/w trap 1)
Trace (h/w trap 2)
Stack Overflow (h/w trap 3)
Divide by 0 (h/w trap 4)
User RETI (h/w trap 5)
TRAP 0– 15 (software)
VECTOR ADDRESS
0000 – 0003
0004 – 0007
0008 – 000B
000C – 000F
0010 – 0013
0014 – 0017
0040 – 007F
ARBITRATION RANKING
0 (High)
1
1
1
1
1
1
相關(guān)PDF資料
PDF描述
XA-G39 XA 16-bit microcontroller family XA 16-bit microcontroller 32K FLASH/1K RAM, watchdog, 2 UARTs
XA-G49 XA 16-bit microcontroller family 64K FLASH/2K RAM, watchdog, 2 UARTs
XA-H3 CMOS 16-bit highly integrated microcontroller
XA-H4 Single-chip 16-bit microcontroller
XACA04SPEC0304 CONTROL STATION 4WAY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XAC50PC1-300X 制造商:WINCH 功能描述: 制造商:Winchester Electronics 功能描述:
XAC50PF2A010 制造商: 功能描述: 制造商:undefined 功能描述:
XAC66PD3A700 制造商:WINCHESTER 功能描述:
XAC66PF2A016 制造商: 功能描述: 制造商:undefined 功能描述:
XAC66PF2B016 制造商: 功能描述: 制造商:undefined 功能描述:
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*