參數(shù)資料
型號(hào): WED3DL644V10BC
廠商: WHITE ELECTRONIC DESIGNS CORP
元件分類: DRAM
英文描述: 4M X 64 SYNCHRONOUS DRAM, 7 ns, PBGA153
封裝: 17 X 23 MM, BGA-153
文件頁數(shù): 15/28頁
文件大小: 918K
代理商: WED3DL644V10BC
22
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
WED3DL644V
August 2005
Rev. 6
FIG. 13 WRITE INTERRUPTED BY PRECHARGE COMMAND & WRITE BURST STOP CYCLE
@BURST LENGTH=FULL PAGE
NOTES:
1.
At full page mode, burst is end at the end of burst. So auto precharge is possible.
2.
Data-in at the cycle of interrupted by precharge cannot be written into the corresponding memory cell. It is dened by AC parameter of tRDL.
DQM at write interrupted by precharge command is needed to prevent invalid write.
DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle
will be masked internally.
3.
Burst stop is valid at every burst length.
RAS#
CAS#
ADDR
BA
DQM
A10/AP
CKE
CLOCK
CE#
CAb
CAa
RAa
DQ
Precharge
(A-Bank)
Write
(A-Bank)
Burst Stop
Write
(A-Bank)
Row Active
(A-Bank)
WE#
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
HIGH
DON'T CARE
RAa
DAa0
DAa1
DAa2
DAa3
DAa4
DAb1
DAb0
DAb3
DAb2
DAb5
DAb4
Note 2
tRDL
tBDL
相關(guān)PDF資料
PDF描述
W29GL032CT7A 2M X 16 FLASH 3V PROM, 80 ns, PBGA48
WME128K8-150CCA 128K X 8 EEPROM 5V, 150 ns, CDIP32
WMS512K8VL-100DECEA 512K X 8 STANDARD SRAM, 100 ns, CDSO32
WMS512K8VL-85DECE 512K X 8 STANDARD SRAM, 85 ns, CDSO32
WF2M32B-90HM5A 8M X 8 FLASH 5V PROM MODULE, 90 ns, CPGA66
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
WED3DL644V10BI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4Mx64 SDRAM
WED3DL644V7BC 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4Mx64 SDRAM
WED3DL644V7BI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4Mx64 SDRAM
WED3DL644V8BC 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4Mx64 SDRAM
WED3DL644V8BI 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4Mx64 SDRAM