- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄300104 > WE904 (Electronic Theatre Controls, Inc.) 0.1 - 1GHx Single Chip FM Transceiver PDF資料下載
參數(shù)資料
| 型號： | WE904 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 0.1 - 1GHx Single Chip FM Transceiver |
| 中文描述： | 0.1 - 1GHx單芯片F(xiàn)M收發(fā)器 |
| 文件頁數(shù)： | 26/39頁 |
| 文件大?。?/td> | 623K |
| 代理商： | WE904 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
Winceiver WE904/WE905
WiNEDGE & WiRELESS
0.1 - 1GHz Single Chip FM Transceiver
2003 WiNEDGE & WiRELESS PTE LTD
Page 32
Rev Date: 2003 May 27
Possible values for Tse are:
Tse_1
Tse_0
Period
0
7ms x (130kHz/BWdm)
0
1
14ms x (130kHz/BWdm)
1
0
28ms x (130kHz/BWdm)
1
56ms x (130kHz/BWdm)
e.g. 1
For 65kHz BWbb, 130kHz BWdm
Recommended Tsi = 7ms, CGCC = 85.6nF, Tse ≥ 14ms
Choose CGCC = 82nF , then Tsi = 6.7ms
Choose Tse bits = 01 which gives Tse=14ms
Change from maximum to minimum gain takes 110ms.
e.g. 2
For 16kHz BWbb, 32kHz BWdm
Recommended Tsi = 24ms, CGCC = 293nF, Tse ≥ 48ms
Choose CGCC = 300nF , then Tsi = 24.5ms
Choose Tse bits = 01 which gives Tse=57ms
Change from maximum to minimum gain takes 456ms.
AGC GAIN RESET DISABLE (BIT 15, WE905 ONLY)
In WE904, when AGC is on, any change made to any register will reset the gain to maximum
automatically. The gain then switches automatically according to the measured signal level.
In WE905, bit 15 of the Mode Register offers a choice to disable the gain reset. If bit 15 is set to 1 and a
register is being programmed, the gain setting will remain the same before and after the programming.
AFC POLARITY (BIT 15, WE904 ONLY)
For the AFC application circuit shown in AFC section, the AFC polarity is Normal. However, if the
varactor diode is connected such that its anode is connected to AFC signal and cathode is connected
to supply, then AFC polarity should be inverted.
CHARGE PUMP CURRENT AND POLARITY (BIT 6-9)
Available charge pump current for Tx and Rx VCOs are 0.2mA and 1mA. With proper choice of PLL
loop filter components, higher charge pump current provides faster lock time. Please refer to section
on Rx/Tx PLL Lock Time for more information.
For the application circuit shown in page 3, the PLL lock time is optimized for Rx charge pump current
of 1.0mA and Tx charge pump current of 0.2mA.
Charge pump polarity is always Normal except if external VCO circuit is used. If the tuning diode’s
anode is connected to ground and the PLL voltage is connected to the cathode, then the charge
pump polarity must be inverted.
相關PDF資料 |
PDF描述 |
|---|---|
| WE905 | 0.1 - 1GHx Single Chip FM Transceiver |
| WED2DG472512V65D2 | 2M X 72 MULTI DEVICE SRAM MODULE, 3.7 ns, DMA168 |
| WED3DG64128V10D1 | 128M X 64 SYNCHRONOUS DRAM MODULE, DMA144 |
| WED3DG64128V75D1 | 128M X 64 SYNCHRONOUS DRAM MODULE, DMA144 |
| WED3EG6417S262D4 | 16M X 64 DDR DRAM MODULE, DMA200 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| WE905 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:0.1 - 1GHx Single Chip FM Transceiver |
| WE9104 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Pulse Telephone Dialer |
| WE9110 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Pulse Telephone Dialer |
| WE9140 | 制造商:WINBOND 制造商全稱:Winbond 功能描述:TONE/PULSE SWITCHABLE DIALER WITH REDIAL |
| WE9140A | 制造商:WINBOND 制造商全稱:Winbond 功能描述:TONE/PULSE SWITCHABLE DIALER WITH REDIAL |
發(fā)布緊急采購，3分鐘左右您將得到回復。