- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄245705 > W3E64M72S-266BI (WHITE ELECTRONIC DESIGNS CORP) 64M X 72 SYNCHRONOUS DRAM, 0.75 ns, PBGA219 PDF資料下載
參數(shù)資料
| 型號(hào)： | W3E64M72S-266BI |
| 廠商： | WHITE ELECTRONIC DESIGNS CORP |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 64M X 72 SYNCHRONOUS DRAM, 0.75 ns, PBGA219 |
| 封裝： | 25 X 32 MM, PLASTIC, BGA-219 |
| 文件頁(yè)數(shù)： | 1/19頁(yè) |
| 文件大小： | 674K |
| 代理商： | W3E64M72S-266BI |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
W3E64M72S-XBX
ADVANCED*
1
White Electronic Designs Corporation (602) 437-1520 www.wedc.com
White Electronic Designs
June 2005
Rev. 0
White Electronic Designs Corp. reserves the right to change products or specications without notice.
64Mx72 DDR SDRAM
FEATURES
Data rate = 200, 250, 266 and 333Mbs
Package:
219 Plastic Ball Grid Array (PBGA), 25 x 32mm
2.5V ±0.2V core power supply
2.5V I/O (SSTL_2 compatible)
Differential clock inputs (CK and CK#)
Commands entered on each positive CK edge
Internal pipelined double-data-rate (DDR)
architecture; two data accesses per clock cycle
Programmable Burst length: 2,4 or 8
Bidirectional data strobe (DQS) transmitted/
received with data, i.e., source-synchronous data
capture (one per byte)
DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
DLL to align DQ and DQS transitions with CK
Four internal banks for concurrent operation
Data mask (DM) pins for masking write data
(one per byte)
Programmable IOL/IOH option
Auto precharge option
Auto Refresh and Self Refresh Modes
Commercial, Industrial and Military
TemperatureRanges
Organized as 64M x 72
Weight: W3E64M72S-XBX - 4.5 grams typical
* This product is under development, is not qualied or characterized and is subject
to change or cancellation without notice.
BENEFITS
66% Space Savings vs. TSOP
Reduced part count
55% I/O reduction vs TSOP
Reduced trace lengths for lower parasitic
capacitance
Suitable for hi-reliability applications
Laminate interposer for optimum TCE match
GENERAL DESCRIPTION
The 512MByte (4Gb) DDR SDRAM is a high-speed CMOS,
dynamic random-access, memory using 9 chips containing
536,870,912 bits. Each chip is internally configured as a
quad-bank DRAM.
The 512MB DDR SDRAM uses a double data rate
architecture to achieve high-speed operation. The
double data rate architecture is essentially a 2n-prefetch
architecture with an interface designed to transfer two data
words per clock cycle at the I/O pins. A single read or write
access for the 512MB DDR SDRAM effectively consists
of a single 2n-bit wide, one-clock-cycle data tansfer at the
internal DRAM core and two corresponding n-bit wide,
one-half-clock-cycle data transfers at the I/O pins.
A bi-directional data strobe (DQS) is transmitted
externally, along with data, for use in data capture at the
receiver.strobe transmitted by the DDR SDRAM during
READs and by the memory contoller during WRITEs. DQS
is edge-aligned with data for READs and center-aligned
with data for WRITEs. Each chip has two data strobes, one
for the lower byte and one for the upper byte.
The 512MB DDR SDRAM operates from a differential clock
(CK and CK#); the crossing of CK going HIGH and CK#
going LOW will be referred to as the positive edge of CK.
Commands (address and control signals) are registered
at every positive edge of CK. Input data is registered on
both edges of DQS, and output data is referenced to both
edges of DQS, as well as to both edges of CK.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W3HG2128M72EER534D4SG | 256M X 72 MULTI DEVICE DRAM MODULE, ZMA200 |
| WMS512K8-25CQ | 512K X 8 STANDARD SRAM, 25 ns, CDIP32 |
| WF2M32S-80HC | 8M X 8 FLASH 5V PROM MODULE, 80 ns, CHIP66 |
| WS512K32F-17H2M | 2M X 8 MULTI DEVICE SRAM MODULE, 17 ns, CHMA66 |
| WS512K32F-17H2QA | 2M X 8 MULTI DEVICE SRAM MODULE, 17 ns, CHMA66 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W3E64M72S-266BM | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:64Mx72 DDR SDRAM |
| W3E64M72S-266ESC | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:64Mx72 DDR SDRAM |
| W3E64M72S-266ESI | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:64Mx72 DDR SDRAM |
| W3E64M72S-266ESM | 制造商:WEDC 制造商全稱(chēng):White Electronic Designs Corporation 功能描述:64Mx72 DDR SDRAM |
| W3E64M72S-266SBC | 制造商:Microsemi Corporation 功能描述:64M X 72 DDR, 2.5V, 266 MHZ, 219 PBGA, COMMERCIAL TEMP. - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。