參數(shù)資料
型號(hào): W25Q16DWZPIP
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 16M X 1 SPI BUS SERIAL EEPROM, PDSO8
封裝: 6 X 5 MM, GREEN , PLASTIC, WSON-8
文件頁數(shù): 18/83頁
文件大?。?/td> 1268K
代理商: W25Q16DWZPIP
W25Q16DW
Publication Release Date: April 01, 2011
- 25 -
Preliminary - Revision A
/CS
CLK
Mode 0
Mode 3
0
1
IO
0
IO
1
IO
2
05h or
2
IO
3
35h
3
4
5
4
0
4
0
5
1
6
2
7
3
5
1
6
2
7
3
4
5
6
7
SR1 or SR2
out
SR1 or SR2
out
Instruction
Figure 8b. Read Status Register Instruction (QPI Mode)
10.2.10 Write Status Register (01h)
The Write Status Register instruction allows the Status Register to be written. Only non-volatile Status
Register bits SRP0, SEC, TB, BP2, BP1, BP0 (bits 7 thru 2 of Status Register-1) and CMP, LB3, LB2,
LB1, LB0, QE, SRP1 (bits 14 thru 8 of Status Register-2) can be written to. All other Status Register bit
locations are read-only and will not be affected by the Write Status Register instruction. LB3-0 are non-
volatile OTP bits, once it is set to 1, it can not be cleared to 0. The Status Register bits are shown in
Figure 4a and 4b, and described in 10.1.
To write non-volatile Status Register bits, a standard Write Enable (06h) instruction must previously have
been executed for the device to accept the Write Status Register instruction (Status Register bit WEL
must equal 1). Once write enabled, the instruction is entered by driving /CS low, sending the instruction
code “01h”, and then writing the status register data byte as illustrated in figure 9.
To write volatile Status Register bits, a Write Enable for Volatile Status Register (50h) instruction must
have been executed prior to the Write Status Register instruction (Status Register bit WEL remains 0).
However, SRP1 and LB3, LB2, LB1, LB0 can not be changed from “1” to “0” because of the OTP
protection for these bits. Upon power off or the execution of a “Reset (99h)” instruction, the volatile Status
Register bit values will be lost, and the non-volatile Status Register bit values will be restored.
To complete the Write Status Register instruction, the /CS pin must be driven high after the eighth or
sixteenth bit of data that is clocked in. If this is not done the Write Status Register instruction will not be
executed. If /CS is driven high after the eighth clock (compatible with the 25X series) the CMP, QE and
SRP1 bits will be cleared to 0.
During non-volatile Status Register write operation (06h combined with 01h), after /CS is driven high, the
self-timed Write Status Register cycle will commence for a time duration of tW (See AC Characteristics).
While the Write Status Register cycle is in progress, the Read Status Register instruction may still be
accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Write Status Register cycle
相關(guān)PDF資料
PDF描述
W25Q20BWUXIP 2M X 1 SPI BUS SERIAL EEPROM, PDSO8
W25Q32BVSSAG 32M X 1 SPI BUS SERIAL EEPROM, PDSO8
W25Q32BVSSAP 32M X 1 SPI BUS SERIAL EEPROM, PDSO8
W25Q32BWSNIP 4M X 8 SPI BUS SERIAL EEPROM, DSO8
W25Q32BWSSIG 4M X 8 SPI BUS SERIAL EEPROM, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25Q16V 制造商:WINBOND 制造商全稱:Winbond 功能描述:16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q16VSFIG 功能描述:IC FLASH 16MBIT 80MHZ 16SOIC RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:SpiFlash® 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步,DDR II 存儲(chǔ)容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤 其它名稱:71P71804S200BQ
W25Q16VSSIG 功能描述:IC FLASH 16MBIT 80MHZ 8SOIC RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:SpiFlash® 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步,DDR II 存儲(chǔ)容量:18M(1M x 18) 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA(13x15) 包裝:托盤 其它名稱:71P71804S200BQ
W25Q16VZPIG 制造商:WINBOND 制造商全稱:Winbond 功能描述:16M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q20BW 制造商:WINBOND 制造商全稱:Winbond 功能描述:1.8V 2M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI