參數(shù)資料
型號(hào)： W25Q16DWSFIG
廠商： WINBOND ELECTRONICS CORP
元件分類(lèi)： PROM
英文描述： 16M X 1 SPI BUS SERIAL EEPROM, PDSO16
封裝： 0.300 INCH, GREEN, PLASTIC, SOIC-16
文件頁(yè)數(shù)： 58/83頁(yè)
文件大?。?/td> 1268K
代理商： W25Q16DWSFIG
W25Q16DW
Publication Release Date: April 01, 2011
- 61 -
Preliminary - Revision A
10.2.35 Erase Security Registers (44h)
The W25Q16DW offers four 256-byte Security Registers which can be erased and programmed
individually. These registers may be used by the system manufacturers to store security and other
important information separately from the main memory array.
The Erase Security Register instruction is similar to the Sector Erase instruction. A Write Enable
instruction must be executed before the device will accept the Erase Security Register Instruction (Status
Register bit WEL must equal 1). The instruction is initiated by driving the /CS pin low and shifting the
instruction code “44h” followed by a 24-bit address (A23-A0) to erase one of the four security registers.
ADDRESS
A23-16
A15-12
A11-8
A7-0
Security Register #0*
00h
0 0 0 0
Don’t Care
Security Register #1
00h
0 0 0 1
0 0 0 0
Don’t Care
Security Register #2
00h
0 0 1 0
0 0 0 0
Don’t Care
Security Register #3
00h
0 0 1 1
0 0 0 0
Don’t Care
* Please note that Security Register 0 is Reserved by Winbond for future use. It is
recommended to use Security registers 1- 3 before using register 0.
The Erase Security Register instruction sequence is shown in Figure 34. The /CS pin must be driven high
after the eighth bit of the last byte has been latched. If this is not done the instruction will not be executed.
After /CS is driven high, the self-timed Erase Security Register operation will commence for a time
duration of tSE (See AC Characteristics). While the Erase Security Register cycle is in progress, the Read
Status Register instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is
a 1 during the erase cycle and becomes a 0 when the cycle is finished and the device is ready to accept
other instructions again. After the Erase Security Register cycle has finished the Write Enable Latch
(WEL) bit in the Status Register is cleared to 0. The Security Register Lock Bits (LB3-0) in the Status
Register-2 can be used to OTP protect the security registers. Once a lock bit is set to 1, the corresponding
security register will be permanently locked, Erase Security Register instruction to that register will be
ignored (See 11.1.9 for detail descriptions).
/CS
CLK
DI
(IO
0)
DO
(IO
1)
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Instruction (44h)
High Impedance
8
9
29
30
31
24-Bit Address
23
22
2
1
0
*
Mode 0
Mode 3
= MSB
*
Figure 34. Erase Security Registers Instruction (SPI Mode only)
相關(guān)PDF資料
PDF描述
WMF128K8-90FFC5 128K X 8 FLASH 5V PROM, 90 ns, CDSO32
WMF128K8-70CLC5 128K X 8 FLASH 5V PROM, 70 ns, CQCC32
WS128K64V-20G4WM 1M X 8 MULTI DEVICE SRAM MODULE, 20 ns, CQMA116
WS512K32-20G2M 2M X 8 MULTI DEVICE SRAM MODULE, 20 ns, CQFP68
WS512K32F-25G4TM 2M X 8 MULTI DEVICE SRAM MODULE, 25 ns, QMA68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25Q16DWSFIP 制造商:WINBOND 制造商全稱:Winbond 功能描述:1.8V 16M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q16DWSNIG 制造商:WINBOND 制造商全稱:Winbond 功能描述:1.8V 16M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q16DWSNIP 制造商:WINBOND 制造商全稱:Winbond 功能描述:1.8V 16M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q16DWSSIG 功能描述:IC FLASH SPI 16MBIT 8SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:SpiFlash® 標(biāo)準(zhǔn)包裝:2,500 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?（單線） 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-MSOP 包裝:帶卷 (TR)
W25Q16DWSSIP 制造商:WINBOND 制造商全稱:Winbond 功能描述:1.8V 16M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*