- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68427 > W25Q128BVFAP (WINBOND ELECTRONICS CORP) 128M X 1 SPI BUS SERIAL EEPROM, PDSO16 PDF資料下載
參數(shù)資料
| 型號： | W25Q128BVFAP |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | PROM |
| 英文描述： | 128M X 1 SPI BUS SERIAL EEPROM, PDSO16 |
| 封裝： | 0.300 INCH, GREEN, SOIC-16 |
| 文件頁數(shù)： | 15/74頁 |
| 文件大?。?/td> | 855K |
| 代理商： | W25Q128BVFAP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁
W25Q128BV
- 22 -
(IO
0)
DO
(IO
1)
7.2.5
Write Enable (06h)
The Write Enable instruction (Figure 4) sets the Write Enable Latch (WEL) bit in the Status Register to a
1. The WEL bit must be set prior to every Page Program, Quad Page Program, Sector Erase, Block
Erase, Chip Erase, Write Status Register and Erase/Program Security Registers instruction. The Write
Enable instruction is entered by driving /CS low, shifting the instruction code “06h” into the Data Input (DI)
pin on the rising edge of CLK, and then driving /CS high.
/CS
CLK
DI
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Mode 0
Mode 3
Instruction (06h)
High Impedance
Figure 4. Write Enable Instruction Sequence Diagram
7.2.6 Write Enable for Volatile Status Register (50h)
The non-volatile Status Register bits described in section 7.1 can also be written to as volatile bits. This
gives more flexibility to change the system configuration and memory protection schemes quickly without
waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-
volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status
Register (50h) instruction must be issued prior to a Write Status Register (01h) instruction. Write Enable
for Volatile Status Register instruction (Figure 5) will not set the Write Enable Latch (WEL) bit, it is only
valid for the Write Status Register instruction to change the volatile Status Register bit values.
/CS
CLK
DI
(IO
0)
DO
(IO
1)
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Mode 0
Mode 3
Instruction (50h)
High Impedance
Figure 5. Write Enable for Volatile Status Register Instruction Sequence Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| W25Q128BVEIP | 128M X 1 SPI BUS SERIAL EEPROM, PDSO8 |
| W25Q128BVFIP | 128M X 1 SPI BUS SERIAL EEPROM, PDSO16 |
| W25Q16CLSFIP | 16M X 1 SPI BUS SERIAL EEPROM, PDSO16 |
| W25Q16CLDAIG | 16M X 1 SPI BUS SERIAL EEPROM, PDIP8 |
| W25Q16CLZPIP | 16M X 1 SPI BUS SERIAL EEPROM, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W25Q128BVFIG | 制造商:Winbond Electronics Corp 功能描述:Flash Serial-SPI 3.3V 128Mbit 16M x 8bit 8.5ns 16-Pin SOIC 制造商:Winbond Electronics Corp 功能描述:128MB SPI FLASH |
| W25Q128BVFIP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI |
| W25Q128FV | 制造商:WINBOND 制造商全稱:Winbond 功能描述:SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
| W25Q128FVAIG | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
| W25Q128FVAIP | 制造商:WINBOND 制造商全稱:Winbond 功能描述:3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。