- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359377 > VG36641641DT (Electronic Theatre Controls, Inc.) CMOS Synchronous Dynamic RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | VG36641641DT |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | CMOS Synchronous Dynamic RAM |
| 中文描述： | 同步動(dòng)態(tài)隨機(jī)存儲(chǔ)器的CMOS |
| 文件頁數(shù)： | 4/69頁 |
| 文件大小： | 1364K |
| 代理商： | VG36641641DT |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
Document :1G5-0177
Rev.2
Page 4
VIS
VG36644041DT / VG36648041DT / VG36641641DT
CMOS Synchronous Dynamic RAM
Pin Function
Symbol
Input
Input
Input
Function
CLK
CKE
Maste Clock: Other inputs signals are referenecd to the CLK rising edge
Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals,
device input buffers and output drivers. Deactivating the clock provides PRECHARGE
POWER-DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER-
DOWN (row ACTIVE in any bank).
Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the com-
mand decoder. All commands are masked when CS# is registered HIGH. CS# provides
for external bank selection on systems with multiple banks. CS# is considered part of
the command code.
Command Inputs: RAS#, CAS# and WE# (along with CS#) define the command being
entered.
Address Inputs: Provide the row address for ACTIVE commands, and the column
address and AUTO PRECHARGE bit for READ/WRITE commands, to select one loca-
tion out of the memory array in the respective bank.
The row address is specified by A0-A11.
The column address is specified by A0-A9 (X4) / A0-A8 (X8) / A0-A7 (X16)
Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, READ, WRITE or
PRECHARGE command is being applied.
Address Inputs: Provide the row address for ACTIVE commands (row address A0-
A10), and the column address and AUTO PRECHARGE bit for READ/WRITE com-
mands (column address A0-A7 with A10 defining AUTO PRECHARGE), to select one
location out of the memory array in the respective bank.
Data Input / Output: Data bus
Power Supply for the memory array and peripheral circuitry
/CS
Input
/RAS, /CAS,
/WE
A0 - A13
Input
Input
BA0,BA1
Input
DQM, UDQM ,
LDQM
Input
DQ0 - DQ15
V
DD,
V
SS
V
DDQ,
V
SSQ
I/O
Supply
Supply
Power Supply are supplied to the output buffers only
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VG36641641BT | CMOS Synchronous Dynamic RAM |
| VG509A | EPROM-Based 8-bit micro-controller |
| VGFX200K-SERIES | ASIC |
| VGFX20K-SERIES | ASIC |
| VGFX350K-SERIES | ASIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VG36641641DT-6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Synchronous Dynamic RAM |
| VG36641641DT-7 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Synchronous Dynamic RAM |
| VG36641641DT-7L | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Synchronous Dynamic RAM |
| VG36641641DT-8H | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Synchronous Dynamic RAM |
| VG36641641DTL-6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Synchronous Dynamic RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。