參數(shù)資料
型號(hào)： VG36641641DT
廠商： Electronic Theatre Controls, Inc.
英文描述： CMOS Synchronous Dynamic RAM
中文描述： 同步動(dòng)態(tài)隨機(jī)存儲(chǔ)器的CMOS
文件頁(yè)數(shù)： 14/69頁(yè)
文件大小： 1364K
代理商： VG36641641DT
Document :1G5-0177
Rev.2
Page 14
VIS
2.5 Command Truth Table for CKE (Note 1)
VG36644041DT / VG36648041DT / VG36641641DT
CMOS Synchronous Dynamic RAM
Note:
Current state
CKE
n - 1
CKE
n
CS
RAS
CAS
WE
Address
Action
Notes
Self refresh
(S.R.)
H
L
L
L
L
L
H
H
H
H
H
H
H
H
L
L
H
L
L
H
X
H
H
H
H
L
H
H
H
H
L
L
L
L
H
L
X
H
L
H
X
H
L
L
L
X
H
L
L
L
H
L
L
L
X
X
X
X
X
H
X
X
H
H
L
X
X
H
H
L
X
H
H
L
X
X
X
X
X
X
X
X
H
L
X
X
X
H
L
X
X
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
INVALID, CLK (n - 1)would exit S.R.
S.R. Recovery
S.R. Recovery
ILLEGAL
ILLEGAL
Maintain S.R.
Idle after t
RC
Idle after t
RC
ILLEGAL
ILLEGAL
Begin clock suspend next cycle
Begin clock suspend next cycle
ILLEGAL
ILLEGAL
Exit clock suspend next cycle
Maintain clock suspend
INVALID, CLK (n - 1) would exit P.D.
EXIT P.D.
Idle
Maintain power down mode
Refer to operations in Operative
Command Table
Refer to operations in Operative
Command Table
Refer to operation in Operative
Command Table
Auto Refresh
Op - Code Refer to operations in Operative
Command Table
Refer to operations in Operative
Command Table
Refer to operations in Operative
Command Table
Refer to operations in Operative
Command Table
X
Self refresh
Op - Code Refer to operations in Operative
Command Table
2
2
Self refresh
recovery
5
5
2
Power down
(P.D.)
X
X
2
Both banks
idle
H
H
L
H
X
X
H
H
L
L
H
X
H
H
H
H
L
L
L
L
L
L
H
L
X
H
L
H
X
X
X
H
L
L
H
X
X
H
L
L
L
H
X
H
H
L
L
L
L
L
L
L
L
H
L
3
L
H
X
H
X
X
X
X
X
X
X
X
X
X
Power down
Refer to operations in Operative
Command Table
Begin clock suspend next cycle
Exit clock suspend next cycle
Maintain clock suspend
3
Any state
other than
listed above
H
L
L
L
H
L
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
4
→
1. H : Hight level, L : low level, X : High or low level (Don't care).
2. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup
time must be satisfied before any command other than EXIT.
3. Power down and Self refresh can be entered only from the both banks idle state.
4. Must be legal command as defined in Operative Command Table.
5. Illegal if t
SREX
is not satisfied.
相關(guān)PDF資料
PDF描述
VG36641641BT CMOS Synchronous Dynamic RAM
VG509A EPROM-Based 8-bit micro-controller
VGFX200K-SERIES ASIC
VGFX20K-SERIES ASIC
VGFX350K-SERIES ASIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
VG36641641DT-6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Synchronous Dynamic RAM
VG36641641DT-7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Synchronous Dynamic RAM
VG36641641DT-7L 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Synchronous Dynamic RAM
VG36641641DT-8H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Synchronous Dynamic RAM
VG36641641DTL-6 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Synchronous Dynamic RAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*