- 您現(xiàn)在的位置：買賣IC網 > PDF目錄202172 > V58C2256804SHUD6E (PROMOS TECHNOLOGIES INC) 32M X 8 DDR DRAM, PDSO66 PDF資料下載
參數(shù)資料
| 型號： | V58C2256804SHUD6E |
| 廠商： | PROMOS TECHNOLOGIES INC |
| 元件分類： | DRAM |
| 英文描述： | 32M X 8 DDR DRAM, PDSO66 |
| 封裝： | 0.400 INCH, PLASTIC, MS-024FC, TSOP2-66 |
| 文件頁數(shù)： | 35/60頁 |
| 文件大?。?/td> | 1125K |
| 代理商： | V58C2256804SHUD6E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
40
V58C2256(804/404/164)SH Rev. 1.1 July 2010
ProMOS TECHNOLOGIES
V58C2256(804/404/164)SH
NOTES: (continued)
24. The I/O capacitance per DQS and DQ byte/group will not differ by more than this maximum amount for any
given device.
25. The valid data window is derived by achieving other specifications - tHP (tCK/2), tDQSQ, and tQH (tQH = tHP -
tQHS). The data valid window derates directly proportional with the clock duty cycle and a practical data valid
window can be derived. The clock is allowed a maximum duty cycle variation of 45/55. Functionality is uncertain
when operating beyond a 45/55 ratio. The data valid window derating curves are provided below for duty cycles
ranging between 50/50 and 45/55.
26. Referenced to each output group: x4 = DQS with DQ0-DQ3; x8 = DQS with DQ0-DQ7; x16 = LDQS with DQ0-
DQ7; and UDQS with DQ8-DQ15.
27. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command
period (tRFC [MIN]) else CKE is LOW (i.e., during standby).
28. To maintain a valid level, the transitioning edge of the input must:
a) Sustain a constant slew rate from the current AC level through to the target AC level, VIL(AC) or VIH(AC).
b) Reach at least the target AC level.
c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC).
29. The Input capacitance per pin group will not differ by more than this maximum amount for any given device..
30. CK and CK input slew rate must be 1V/ns.
31. DQ and DM input slew rates must not deviate from DQS by more than 10%. If the DQ/DM/DQS slew rate is less
than 0.5V/ns, timing must be derated: 50ps must be added to tDS and tDH for each 100mv/ns reduction in slew
rate. If slew rate exceeds 4V/ns, functionality is uncertain.
32. VDD must not vary more than 4% if CKE is not active while any bank is active.
3.8
3.750
3.700
3.650
3.600
3.550
3.500
3.450
3.400
3.350
3.300
3.250
50/50
49.5/50.5
49/51
48.5/52.5
48/52
47.5/53.5
47/53
46.5/54.5
46/54
45.5/55.5
45/55
2.463
2.500
2.425
2.388
2.350
2.313
2.275
2.238
2.200
2.163
2.125
3.6
3.4
3.2
3.0
2.8
2.6
2.4
2.2
2.0
1.8
-7 @tCK = 10ns
-7 @tCK = 7.5ns
-7 @tCK = 7ns
ns
相關PDF資料 |
PDF描述 |
|---|---|
| V58C2256804SHUI4 | 32M X 8 DDR DRAM, PDSO66 |
| V59C1512164QCF3I | 32M X 16 DDR DRAM, 0.45 ns, PBGA84 |
| V59C1G01168QBLJ-25I | DDR DRAM, PBGA84 |
| V59C1G01408QAUP25A | 256M X 4 DDR DRAM, PBGA68 |
| V59C1512164QALJ25AH | 32M X 16 DDR DRAM, PBGA92 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| V58C265164S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:64 Mbit DDR SDRAM 2.5 VOLT 4M X 16 |
| V58C265404S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 16M X 4 DDR SDRAM 4 BANKS X 4Mbit X 4 |
| V58C265804S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 2.5 VOLT 8M X 8 DDR SDRAM 4 BANKS X 2Mbit X 8 |
| V58C3643204SAT | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:HIGH PERFORMANCE 3.3 VOLT 2M X 32 DDR SDRAM 4 X 512K X 32 |
| V58C365164S | 制造商:MOSEL 制造商全稱:MOSEL 功能描述:64 Mbit DDR SDRAM 4M X 16, 3.3VOLT |
發(fā)布緊急采購，3分鐘左右您將得到回復。