參數(shù)資料
型號(hào)： USB-I2C/LIN-CONV-Z
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 99/104頁(yè)
文件大?。?/td> 0K
描述： USB TO I2C/LIN CONV BOARD
標(biāo)準(zhǔn)包裝： 1
附件類型： 適配器板
適用于相關(guān)產(chǎn)品： ARM7TDMI?
ADuC7019/20/21/22/24/25/26/27/28/29
Data Sheet
Rev. F | Page 94 of 104
GROUNDING AND BOARD LAYOUT
RECOMMENDATIONS
As with all high resolution data converters, special attention
must be paid to grounding and PC board layout of the
ADuC7019/20/21/22/24/25/26/27/28/29-based designs to
achieve optimum performance from the ADCs and DAC.
Although the parts have separate pins for analog and digital
ground (AGND and IOGND), the user must not tie these to
two separate ground planes unless the two ground planes are
connected very close to the part. This is illustrated in the
simplified example shown in Figure 91a. In systems where
digital and analog ground planes are connected together
somewhere else (at the system power supply, for example), the
planes cannot be reconnected near the part because a ground
loop results. In these cases, tie all the ADuC7019/20/21/
22/24/25/26/27/28/29 AGND and IOGND pins to the analog
ground plane, as illustrated in Figure 91b. In systems with only
one ground plane, ensure that the digital and analog components
are physically separated onto separate halves of the board so
that digital return currents do not flow near analog circuitry
(and vice versa).
The ADuC7019/20/21/22/24/25/26/27/28/29 can then be
placed between the digital and analog sections, as illustrated in
04
95
5-
0
47
a.
PLACE ANALOG
COMPONENTS HERE
PLACE DIGITAL
COMPONENTS HERE
AGND
DGND
b.
PLACE ANALOG
COMPONENTS
HERE
PLACE DIGITAL
COMPONENTS HERE
AGND
DGND
c.
PLACE ANALOG
COMPONENTS HERE
PLACE DIGITAL
COMPONENTS HERE
DGND
Figure 91. System Grounding Schemes
In all of these scenarios, and in more complicated real-life
applications, the user should pay particular attention to the flow
of current from the supplies and back to ground. Make sure the
return paths for all currents are as close as possible to the paths
the currents took to reach their destinations.
For example, do not power components on the analog side (as
seen in Figure 91b) with IOVDD because that forces return
currents from IOVDD to flow through AGND. Avoid digital
currents flowing under analog circuitry, which can occur if a
noisy digital chip is placed on the left half of the board (shown
in Figure 91c). If possible, avoid large discontinuities in the
ground plane(s) such as those formed by a long trace on the same
layer because they force return signals to travel a longer path.
In addition, make all connections to the ground plane directly,
with little or no trace separating the pin from its via to ground.
When connecting fast logic signals (rise/fall time < 5 ns) to any of
the ADuC7019/20/21/22/24/25/26/27/28/29 digital inputs, add a
series resistor to each relevant line to keep rise and fall times
longer than 5 ns at the part’s input pins. A value of 100 Ω or
200 Ω is usually sufficient to prevent high speed signals from
coupling capacitively into the part and affecting the accuracy
of ADC conversions.
CLOCK OSCILLATOR
The clock source for the ADuC7019/20/21/22/24/25/26/27/28/29
can be generated by the internal PLL or by an external clock
input. To use the internal PLL, connect a 32.768 kHz parallel
resonant crystal between XCLKI and XCLKO, and connect a
capacitor from each pin to ground as shown in Figure 92. The
crystal allows the PLL to lock correctly to give a frequency of
41.78 MHz. If no external crystal is present, the internal
oscillator is used to give a typical frequency of 41.78 MHz ± 3%.
0
495
5-
048
ADuC7026
TO
INTERNAL
PLL
12pF
45
XCLKI
32.768kHz
12pF
44
XCLKO
Figure 92. External Parallel Resonant Crystal Connections
To use an external source clock input instead of the PLL (see
Figure 93), Bit 1 and Bit 0 of PLLCON must be modified.The
external clock uses P0.7 and XCLK.
0
495
5-
049
ADuC7026
TO
FREQUENCY
DIVIDER
XCLKO
XCLKI
XCLK
EXTERNAL
CLOCK
SOURCE
Figure 93. Connecting an External Clock Source
Using an external clock source, the ADuC7019/20/21/22/24/
25/26/27/28/29-specified operational clock speed range is
50 kHz to 44 MHz ± 1%, which ensures correct operation of
the analog peripherals and Flash/EE.
相關(guān)PDF資料
PDF描述
HBM10DSEI-S13 CONN EDGECARD 20POS .156 EXTEND
EBC35DCSD-S288 CONN EDGECARD 70POS .100 EXTEND
HBM15DRYN-S13 CONN EDGECARD 30POS .156 EXTEND
RBC17DRES-S13 CONN EDGECARD 34POS .100 EXTEND
HBM15DRYH-S13 CONN EDGECARD 30POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
USB-I2C-SS 功能描述:USB 接口集成電路 Driver-free USB to serl SPIslve intrfce RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
USB-ICP-80C51ISP 功能描述:程序設(shè)計(jì)器 - 基于處理器 In-System Programmer for NXP 80C51ISP RoHS:否 制造商:Olimex Ltd. 產(chǎn)品:Programmers 工具用于評(píng)估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口類型:USB 工作電源電壓:1.8 V to 5.5 V
USB-ICP-LPC2K 功能描述:程序設(shè)計(jì)器 - 基于處理器 In-System Programmer for NXP ARM7 LPC2xxx RoHS:否 制造商:Olimex Ltd. 產(chǎn)品:Programmers 工具用于評(píng)估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口類型:USB 工作電源電壓:1.8 V to 5.5 V
USB-ICP-LPC9XX 功能描述:程序設(shè)計(jì)器 - 基于處理器 In-Circuit Programer for NXP LPC9xx RoHS:否 制造商:Olimex Ltd. 產(chǎn)品:Programmers 工具用于評(píng)估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口類型:USB 工作電源電壓:1.8 V to 5.5 V
USB-ICP-SAB9 功能描述:插座和適配器 Socket Adapter Brd USB-ICP-LPC9xx Drvr RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*