- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17007 > USB-I2C/LIN-CONV-Z (Analog Devices Inc)USB TO I2C/LIN CONV BOARD PDF資料下載
參數(shù)資料
| 型號： | USB-I2C/LIN-CONV-Z |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 41/104頁 |
| 文件大?。?/td> | 0K |
| 描述： | USB TO I2C/LIN CONV BOARD |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 附件類型： | 適配器板 |
| 適用于相關(guān)產(chǎn)品： | ARM7TDMI? |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 41 of 104
MEMORY ORGANIZATION
The ADuC7019/20/21/22/24/25/26/27/28/29 incorporate two
separate blocks of memory: 8 kB of SRAM and 64 kB of on-chip
Flash/EE memory. The 62 kB of on-chip Flash/EE memory is
available to the user, and the remaining 2 kB are reserved for
the factory-configured boot page. These two blocks are mapped
as shown in Figure 45.
04955-
008
MMRs
0xFFFFFFFF
0xFFFF0000
RESERVED
EXTERNAL MEMORY REGION 3
0x40000FFFF
0x40000000
RESERVED
EXTERNAL MEMORY REGION 2
0x30000FFFF
0x30000000
RESERVED
EXTERNAL MEMORY REGION 1
0x20000FFFF
0x20000000
RESERVED
EXTERNAL MEMORY REGION 0
0x10000FFFF
0x10000000
RESERVED
FLASH/EE
0x0008FFFF
0x00080000
RESERVED
SRAM
0x00011FFF
0x00010000
REMAPPABLE MEMORY SPACE
(FLASH/EE OR SRAM)
0x0000FFFF
0x00000000
Figure 45. Physical Memory Map
Note that by default, after a reset, the Flash/EE memory is
mirrored at Address 0x00000000. It is possible to remap the
SRAM at Address 0x00000000 by clearing Bit 0 of the REMAP
MMR. This remap function is described in more detail in the
Flash/EE Memory section.
MEMORY ACCESS
The ARM7 core sees memory as a linear array of a 232 byte
location where the different blocks of memory are mapped as
outlined in Figure 45.
The ADuC7019/20/21/22/24/25/26/27/28/29 memory organiza-
tions are configured in little endian format, which means that
the least significant byte is located in the lowest byte address,
and the most significant byte is in the highest byte address.
04955-
009
BIT 31
BYTE 2
A
6
2
.
BYTE 3
B
7
3
.
BYTE 1
9
5
1
.
BYTE 0
8
4
0
.
BIT 0
32 BITS
0xFFFFFFFF
0x00000004
0x00000000
Figure 46. Little Endian Format
FLASH/EE MEMORY
The total 64 kB of Flash/EE memory is organized as 32 k × 16 bits;
31 k × 16 bits is user space and 1 k × 16 bits is reserved for the
on-chip kernel. The page size of this Flash/EE memory is 512 bytes.
Sixty-two kilobytes of Flash/EE memory are available to the
user as code and nonvolatile data memory. There is no
distinction between data and program because ARM code
shares the same space. The real width of the Flash/EE memory
is 16 bits, which means that in ARM mode (32-bit instruction),
two accesses to the Flash/EE are necessary for each instruction
fetch. It is therefore recommended to use thumb mode when
executing from Flash/EE memory for optimum access speed.
The maximum access speed for the Flash/EE memory is
41.78 MHz in thumb mode and 20.89 MHz in full ARM mode.
More details about Flash/EE access time are outlined in the
SRAM
Eight kilobytes of SRAM are available to the user, organized as
2 k × 32 bits, that is, two words. ARM code can run directly
from SRAM at 41.78 MHz, given that the SRAM array is
configured as a 32-bit wide memory array. More details about
SRAM access time are outlined in the Execution Time from
SRAM and Flash/EE section.
MEMORY MAPPED REGISTERS
The memory mapped register (MMR) space is mapped into the
upper two pages of the memory array and accessed by indirect
addressing through the ARM7 banked registers.
The MMR space provides an interface between the CPU and all
on-chip peripherals. All registers, except the core registers, reside
in the MMR area. All shaded locations shown in Figure 47 are
unoccupied or reserved locations and should not be accessed by
user software. Table 16 shows the full MMR memory map.
The access time for reading from or writing to an MMR
depends on the advanced microcontroller bus architecture
(AMBA) bus used to access the peripheral. The processor has
two AMBA buses: the advanced high performance bus (AHB)
used for system modules and the advanced peripheral bus
(APB) used for lower performance peripheral. Access to the
AHB is one cycle, and access to the APB is two cycles. All
peripherals on the ADuC7019/20/21/22/24/25/26/27/28/29 are
on the APB except the Flash/EE memory, the GPIOs (see
Table 78), and the PWM.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HBM10DSEI-S13 | CONN EDGECARD 20POS .156 EXTEND |
| EBC35DCSD-S288 | CONN EDGECARD 70POS .100 EXTEND |
| HBM15DRYN-S13 | CONN EDGECARD 30POS .156 EXTEND |
| RBC17DRES-S13 | CONN EDGECARD 34POS .100 EXTEND |
| HBM15DRYH-S13 | CONN EDGECARD 30POS .156 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| USB-I2C-SS | 功能描述:USB 接口集成電路 Driver-free USB to serl SPIslve intrfce RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| USB-ICP-80C51ISP | 功能描述:程序設(shè)計器 - 基于處理器 In-System Programmer for NXP 80C51ISP RoHS:否 制造商:Olimex Ltd. 產(chǎn)品:Programmers 工具用于評估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口類型:USB 工作電源電壓:1.8 V to 5.5 V |
| USB-ICP-LPC2K | 功能描述:程序設(shè)計器 - 基于處理器 In-System Programmer for NXP ARM7 LPC2xxx RoHS:否 制造商:Olimex Ltd. 產(chǎn)品:Programmers 工具用于評估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口類型:USB 工作電源電壓:1.8 V to 5.5 V |
| USB-ICP-LPC9XX | 功能描述:程序設(shè)計器 - 基于處理器 In-Circuit Programer for NXP LPC9xx RoHS:否 制造商:Olimex Ltd. 產(chǎn)品:Programmers 工具用于評估:XMEGA, MegaAVR, tinyAVR 核心:AVR 接口類型:USB 工作電源電壓:1.8 V to 5.5 V |
| USB-ICP-SAB9 | 功能描述:插座和適配器 Socket Adapter Brd USB-ICP-LPC9xx Drvr RoHS:否 制造商:Silicon Labs 產(chǎn)品:Adapter 用于:EM35x |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。