![](http://datasheet.mmic.net.cn/230000/UR5596_datasheet_15621425/UR5596_7.png)
UR5596
MOS IC
UNISONIC TECHNOLOGIES CO., LTD
www.unisonic.com.tw
QW-R502-045,A
7
Figure 3 illustrate another application that the power rails are split when power dissipation or efficiency are
concerned. The output stage (PV
IN
) can be as lower as 1.8V, and the analog circuitry (AV
IN
) can be connected to a
higher rail such as 2.5V, 3.3V or 5V. This allows the internal power dissipation to be lowered when sourcing current
from V
TT
, but the disadvantage of this circuit is the maximum continuous current is reduced.
+
+
+
V
TT
V
DDQ
V
SENSE
V
REF
GND
SHDN
AV
IN
PV
IN
C
IN
SHDN
V
DDQ
=2.5V
AV
IN
=2.2V ~ 5.5V
C
OUT
C
REF
V
REF
=1.25V
V
TT
=1.25V
UTC UR5596
PV
IN
=1.8V
Figure 3. Lower Power Dissipation SSTL-2 Implementation
The third optional application is that PV
IN
connect to 3.3V and AV
IN
will be always limited to operation on the 3.3V
or 5V to always equal or higher than PV
IN
. This configuration has the ability to provide the maximum continuous
output current at the downside of higher thermal dissipation. The power dissipation increasing problem must be
careful to prevent the junction temperature to exceed the maximum ranting. Because of this risk it is not
recommended to supply the output stage with a voltage higher than a nominal 3.3V rail.
+
+
+
V
TT
V
DDQ
V
SENSE
V
REF
GND
SHDN
AV
IN
PV
IN
C
IN
SHDN
V
DDQ
=2.5V
AV
IN
=3.3V or 5.5V
C
OUT
C
REF
V
REF
=1.25V
V
TT
=1.25V
UTC UR5596
PV
IN
=3.3V
Figure 4. SSTL-2 Implementation with higher voltage rails