
5
μ
PD75238
CONTENTS
1.
PIN FUNCTIONS ........................................................................................................................
1.1
PORT PINS ......................................................................................................................................
1.2
NON-PORT PINS ............................................................................................................................
1.3
PIN INPUT/OUTPUT CIRCUITS ....................................................................................................
1.4
CONNECTION OF UNUSED
μ
PD75238 PINS..............................................................................
7
7
9
11
15
2.
ARCHITECTURE AND MEMORY MAP OF THE
μ
PD75238 ...................................................
2.1
DATA MEMORY BANK CONFIGURATION AND ADDRESSING MODES ................................
2.2
GENERAL REGISTER BANK CONFIGURATION..........................................................................
2.3
MEMORY-MAPPED I/O .................................................................................................................
16
16
19
22
3.
INTERNAL CPU FUNCTIONS....................................................................................................
3.1
PROGRAM COUNTER (PC) ...........................................................................................................
3.2
PROGRAM MEMORY (ROM) ........................................................................................................
3.3
DATA MEMORY (RAM) .................................................................................................................
3.4
GENERAL REGISTERS ...................................................................................................................
3.5
ACCUMULATORS ..........................................................................................................................
3.6
STACK POINTER (SP) AND STACK BANK SELECT REGISTER (SBS).....................................
3.7
PROGRAM STATUS WORD (PSW) ..............................................................................................
3.8
BANK SELECT REGISTER (BS).....................................................................................................
27
27
27
29
31
32
32
35
39
4.
PERIPHERAL HARDWARE FUNCTIONS ..................................................................................
4.1
DIGITAL I/O PORTS .......................................................................................................................
4.2
CLOCK GENERATOR......................................................................................................................
4.3
CLOCK OUTPUT CIRCUIT .............................................................................................................
4.4
BASIC INTERVAL TIMER...............................................................................................................
4.5
TIMER/EVENT COUNTER .............................................................................................................
4.6
CLOCK TIMER .................................................................................................................................
4.7
TIMER/PULSE GENERATOR.........................................................................................................
4.8
EVENT COUNTER ..........................................................................................................................
4.9
SERIAL INTERFACE .......................................................................................................................
4.10
A/D CONVERTER ...........................................................................................................................
4.11
BIT SEQUENTIAL BUFFER ............................................................................................................
4.12
FIP CONTROLLER/DRIVER............................................................................................................
40
40
49
58
61
63
69
71
77
79
113
119
119
5.
INTERRUPT FUNCTION ............................................................................................................ 131
5.1
CONFIGURATION OF THE INTERRUPT CONTROL CIRCUIT ....................................................
5.2
HARDWARE OF THE INTERRUPT CONTROL CIRCUIT..............................................................
5.3
INTERRUPT SEQUENCE................................................................................................................
5.4
MULTIPLE INTERRUPT PROCESSING CONTROL......................................................................
5.5
VECTOR ADDRESS SHARE INTERRUPT PROCESSING............................................................
131
133
138
139
141