參數(shù)資料
型號: UPD72850AGK-9EU
廠商: NEC Corp.
元件分類: 圓形連接器
英文描述: Circular Connector; No. of Contacts:56; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:25-4 RoHS Compliant: No
中文描述: IEEE1394連接400Mbps的物理層
文件頁數(shù): 26/48頁
文件大小: 290K
代理商: UPD72850AGK-9EU
Data Sheet S14452EJ1V0DS00
26
μ
PD72850A
The bus request (ImmReq, IsoReq, PriReg, FairReq) is completed (in case of ImmReq, IsoReq, when the
subaction gap is detected) when the packet is transmitted or canceled by canceling the bus request.
(2) LREQ rules
The Link request and the status of the serial bus are asynchronous; the bus request can be canceled by the
status of the serial bus.
The following rules apply to a request by LREQ:
Link cannot issue a bus request (ImmReq, IsoReq, PriReq, FairReq) if Grant is given to an LREQ request or
until the Link’s request is canceled. The request can be canceled by the
μ
PD72850A if it detects subaction
gap at ImmReq, IsoReq.
Do not issue a RdReg or WrReg request when the status transmission is not completed by the Read request
register.
All of the bus requests (ImmReq, IsoReq, PriReq, FairReq) are canceled by a bus reset.
In addition, there is a limitation in the request of LREQ according to the state of CTL as shown in Table 4-10.
Table 4-10. Rules for Other Requests
Request
State of CTL in C
A
to
which LREQ is allowed
when PHY drives CTL
LREQ issues
permission when Link
drives CTL
Note
Fair, Priority
Idle, Status
wrong
Fair, Priority request cannot be issued until the
unprocessed bus request is completed.
Immediate
Receive, Idle
wrong
Link issues the request after completing the decoding of
Destination_ID, when the acknowledge packet is ready.
After the packet is received, it is necessary to transmit the
first bit of the request within four cycles.
Isochronous
any
correct
If the isochronous packet transmission is prepared for the
isochronous period, it is issued.
Do not issue the request to transmit the isochronous
packet appending to the currently transmitted isochronous
packet (Using Hold).
Register Read
Register Write
any
correct
Do not issue this request if the unprocessed Read request
has not been completed.
AccCtrl
any
correct
To set acceleration bit 0:
When the isochronous period starts, if the Enab_accel bit
is one, Cycle slave should adjust accelerate bit to 0.
To set acceleration bit 1:
Do not set the cycle master.
It is issued when the isochronous period ends.
相關(guān)PDF資料
PDF描述
uPD750066CU 4-BIT SINGLE-CHIP MICROCONTROLLERS
uPD750068GT 4-BIT SINGLE-CHIP MICROCONTROLLERS
uPD750068GTA 4-BIT SINGLE-CHIP MICROCONTROLLERS
uPD750066GTA CONNECTOR ACCESSORY
UPD750064 4-BIT SINGLE-CHIP MICROCONTROLLERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD74HC04C 制造商:Panasonic Industrial Company 功能描述:IC
UPD750068GT-396 制造商:Renesas Electronics Corporation 功能描述:
UPD7507C189 制造商:Panasonic Industrial Company 功能描述:IC
UPD7508CU265 制造商:Panasonic Industrial Company 功能描述:IC
UPD75208 制造商:Panasonic Industrial Company 功能描述:IC