參數(shù)資料
型號(hào)： UPD72042AGT
廠商： NEC Corp.
英文描述： LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
中文描述： LSI器件間設(shè)備BusTM（IEBusTM）協(xié)議控制
文件頁數(shù)： 35/92頁
文件大?。?/td> 541K
代理商： UPD72042AGT
μ
PD72042A, 72042B
35
DATA SHEET S13990EJ2V0DS00
Notes 2.
When the MSB of the control bits set in MCR is 1 (for master transmission), set the number of bytes
of transmission data, and at least one byte of transmission data in TBF before command setting.
3.
When the MSB of the control bits set in MCR is 1 (for master transmission), set at least one byte of
transmission data before command setting. This operation is not required if all transmission data has
already been set in TBF.
4.
Set the number of bytes of transmission data, and at least one byte of transmission data in TBF before
command setting.
5.
Set at least one byte of transmission data in TBF before command setting. This operation is not required
if all transmission data has already been set in TBF.
(2) When bit 7 (MSB) of CMR is 1
An optional function is set.
b7
1
b6
0
b5
0
b4
b3
b0
IRS
CMR
b2
b1
0
0
MFC
DERC
[MFC]
: Selection of one frame/multiple frames
1 : Data for multiple frames is stored in RBF.
0 : Data for only one frame is stored in RBF.
[DERC]
: Broadcast reception selection
1 : The issue of return code 1100 (broadcast reception error) for SLRC of the RCR register is enabled.
0 : The issue of return code 1100 (broadcast reception error) for SLRC of the RCR register is disabled.
[IRS]
: Interrupt generation condition selection
0 : An interrupt is requested when the data of the RCR register changes.
1 : An interrupt is requested when the data of the RCR register changes to other than the following:
MARC = 0000B (start of master transmission)
MARC = 0100B (start of master reception)
SLRC = 0000B (start of slave data transmission)
SLRC = 0100B (start of slave reception)
SLRC = 1000B (start of broadcast reception)
Caution Set an optional function in initialization processing after reset cancellation for the
μ
PD72042A
or
μ
PD72042B. Until an optional function has been set, the
μ
PD72042A and
μ
PD72042B will not
accept IEBus communication.
相關(guān)PDF資料
PDF描述
UPD72042B LSI DEVICES FOR Inter Equipment BusTM (IEBusTM) PROTOCOL CONTROL
UPD72065GC Floppy Disk Controller
UPD72065BGC-3B6 RTS Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 24V; Output Voltage (Vdc): 15V; Power: 2W; Assembly; High Power Density; Optional Continuous Short Circuit Protected; Efficiency to 85%
UPD72065 CMOS FLOPPY DISK CONTROLLER
UPD72065B CMOS FLOPPY DISK CONTROLLER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD72042BGT-A 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP 制造商:Renesas Electronics 功能描述:LSI Device 16-Pin SOP Cut Tape
UPD72042GT(A) 制造商:Renesas Electronics Corporation 功能描述:
UPD720902AF5-667-JF2-E3-A 功能描述:IC ADVANCED MEMORY BUFFER D1 RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:* 標(biāo)準(zhǔn)包裝:90 系列:- 應(yīng)用:PCI 至 PCI 橋 接口:PCI 電源電壓:3 V ~ 3.6 V 封裝/外殼:257-LFBGA 供應(yīng)商設(shè)備封裝:257-BGA MICROSTAR（16x16） 包裝:托盤 安裝類型:表面貼裝 產(chǎn)品目錄頁面:882 (CN2011-ZH PDF) 其它名稱:296-19316
UPD72255YF1-GA5-A 制造商:Renesas Electronics Corporation 功能描述:
UPD7225G 制造商:Panasonic Industrial Company 功能描述:IC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*