- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378744 > UPD70741GC-25-8EU (NEC Corp.) V821TM 32-/16-BIT MICROPROCESSOR PDF資料下載
參數(shù)資料
| 型號： | UPD70741GC-25-8EU |
| 廠商： | NEC Corp. |
| 元件分類： | 16位微控制器 |
| 英文描述： | V821TM 32-/16-BIT MICROPROCESSOR |
| 中文描述： | V821TM 32-/16-BIT微處理器 |
| 文件頁數(shù)： | 49/112頁 |
| 文件大?。?/td> | 605K |
| 代理商： | UPD70741GC-25-8EU |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁當(dāng)前第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
μ
PD70741
49
14. RESET FUNCTIONS
Inputting a low level to the RESET pin triggers a system reset, thus initializing the on-chip hardware.
When the RESET pin is driven from a low level to a high, the CPU starts program execution. The registers should
be initialized in a program as required.
14.1
Features
The reset pin is provided with a noise suppressor circuit based on an analog delay (60 to 300 ns).
14.2
Pin Functions
Table 14-1 lists the state of the output from each pin during a system reset. The output state is retained during
the entire reset period.
After the RESET pin is kept at a low level for 30 clock cycles, if the HLDRQ signal is inactive, a memory read cycle
is started to fetch an instruction.
Even during a reset period (when the RESET pin is kept at a low level), activating the HLDRQ signal can place
the bus on hold. The state of each pin with the bus put on hold during a reset is basically the same as that with the
bus put on hold during a non-reset period.
The HLDRQ signal should be kept inactive during a power-on reset.
It is necessary to provide a pull-up or pull-down resistor to the pins that become high impedance during a reset.
If no pull-up or pull-down resistor is provided to these pins, memory may be damaged when the pins are driven to
high impedance.
The CLKOUT pin supplies clock pulses even during a reset.
Table 14-1. Output State of Each Pin during a Reset
Pin
Operation state
Pin
Operation state
A0-A23
Not defined
HLDAK
High level
D0-D15
High impedance
MRD
P00/TCLR
LMWR/WE
P01/DREQ0
UMWR
P02/DACK0
IORD
P03/DREQ1
IOWR
P04/DACK1
CS1-CS3
P05/SI
RAS
P06/SO
LCAS
P07/SCLK
UCAS
P08/TXD/UBE
CS0/REFRQ
P09/RXD/TC
BLOCK/WDTOUT
Low level
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD70F3003A | V853TM 32-/16-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD70F3003AGC-25-8EU | Circular Connector; No. of Contacts:24; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:25-24 RoHS Compliant: No |
| UPD70F3025AGC-25-8EU | V853TM 32-/16-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD70F3003AGC-33-8EU | LJT 29C 29#16 PIN PLUG |
| UPD70F3025AGC-33-8EU | LJT 29C 29#16 PIN PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD70742GD-25-LML | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:32-Bit Microprocessor |
| UPD70F30025AGC-25 | 制造商:NEC 制造商全稱:NEC 功能描述:32-bit RISC Microcontrollers |
| UPD70F30025AGC-33 | 制造商:NEC 制造商全稱:NEC 功能描述:32-bit RISC Microcontrollers |
| UPD70F3003A | 制造商:NEC 制造商全稱:NEC 功能描述:V853TM 32-/16-BIT SINGLE-CHIP MICROCONTROLLER |
| UPD70F3003AGC(A)-33-8EU-A | 制造商:Renesas Electronics Corporation 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。