- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄376430 > UPD703100-33 (NEC Corp.) V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD703100-33 |
| 廠商： | NEC Corp. |
| 英文描述： | V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS |
| 中文描述： | V850E/MS1TM 32/16單晶片微控制器 |
| 文件頁(yè)數(shù)： | 21/132頁(yè) |
| 文件大?。?/td> | 1174K |
| 代理商： | UPD703100-33 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)
Preliminary Data Sheet U14168EJ2V0DS00
21
μ
PD703100A-33, 703100A-40, 703101A-33, 703102A-33
3. FUNCTION BLOCKS
3.1 Internal Units
3.1.1 CPU
The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic
operations, data transfers, and almost all other instruction processing.
Other dedicated on-chip hardware, such as the multiplier (16 bits
×
16 bits
bits) and the barrel shifter (32 bits) help accelerate processing of complex instructions.
→
32 bits, or 32 bits
×
32 bits
→
64
3.1.2 Bus control unit (BCU)
The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an
instruction is fetched from the external memory area and the CPU does not send a bus cycle start request, the BCU
generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in the
internal instruction queue of the CPU.
The BCU contains a DRAM controller (DRAMC), page ROM controller, and DMA controller (DMAC).
(a) DRAM controller (DRAMC)
The DRAM controller generates the RAS, UCAS, and LCAS signals (2CAS control) and controls access to the
DRAM.
It supports high-speed page DRAM and EDO DRAM, and has two types of cycles for accessing DRAM.
These types of cycles are referred to as normal access (off-page) and page access (on-page).
The DRAM controller also has a refresh function that is associated with the CBR refresh cycle.
(b) Page ROM controller
The page ROM controller supports access to ROM that has the page access function.
It compares the address with that of the preceding bus cycle and controls the waits for normal access (off-
page) and page access (on-page). The page ROM controller can support page sizes of 8 to 64 bytes.
(c) DMA controller (DMAC)
The DMA controller transfers data between memory and an I/O device in place of the CPU.
The two address modes are flyby (one-cycle) transfer and two-cycle transfer. The three bus modes are single
transfer, single-step transfer, and block transfer.
3.1.3 ROM
The
μ
PD703101A-33 contains 96 Kbytes of mask ROM, and the
μ
PD703102A-33 contains 128 Kbytes of mask
ROM.
The CPU can access ROM in one clock cycle when an instruction is fetched.
When single-chip mode 0 is set, ROM is mapped to the address space starting at 00000000H. When single-chip
mode 1 is set, ROM is mapped to the address space starting at 00100000H. When ROM-less mode 0 or 1 is set,
ROM cannot be accessed.
The
μ
PD703100A-33 and
μ
PD703100A-40 have no internal ROM.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD703100-40 | V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD703100AF1-33-FA1 | V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD703100AF1-40-FA1 | V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD703100A-40 | V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS |
| uPD720114GA-YEU-A | MOS INTEGRATED CIRCUIT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD703100-40 | 制造商:NEC 制造商全稱:NEC 功能描述:V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD703100A | 制造商:NEC 制造商全稱:NEC 功能描述:32-Bit Single-Chip Microcontrollers |
| UPD703100A-33 | 制造商:NEC 制造商全稱:NEC 功能描述:V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD703100A-40 | 制造商:NEC 制造商全稱:NEC 功能描述:V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS |
| UPD703100AF1-33-FA1 | 制造商:NEC 制造商全稱:NEC 功能描述:V850E/MS1TM 32/16-BIT SINGLE-CHIP MICROCONTROLLERS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。