參數資料
型號: UPB1009K-E1
廠商: NEC Corp.
英文描述: NECs LOW POWER GPS RF RECEIVER BIPOLAR ANALOG + INTEGRATED CIRCUIT
中文描述: 鄰舍低功耗GPS射頻接收器雙極模擬集成電路
文件頁數: 8/27頁
文件大?。?/td> 344K
代理商: UPB1009K-E1
Pin
No.
Pin Name
Function and Application
Internal Equivalent Circuit
19
2ndIFin
Input pin of ADC buffer amplifier.
20
DCOFFout
Output pin of DC trimming OP amplifier.
21
DCOFFin
DC trimming pulse input pin.
Connect this pin to pin 20 via a capacitor to
convert an input pulse signal into DC.
22
23
GNDana
GNDbuf
Ground pin for OP amplifier and ADC
power supply.
24
V
DD
ana
Power supply pin for OP amplifier and ADC
comparator.
25
V
DD
buf
Power supply pin for output driver amplifier
of ADC. Connect this pin to the ground pin
of the A/D converter via a bypass capacitor
to reduce the high-frequency impedance.
26
GNDsub
Ground pin of CMOS substrate.
27
28
29
30
D0
D1
D2
D3
Digital signal output pins.
LSB = D0, MSB = D3
31
SCKin
Sampling clock signal input pin.
32
AGCin
AGC control pulse signal input pin.
33
AGCout
AGC control signal output pin.
19
24
22
6
6
1.8 k
4
31
24
22
PB
27
28
25
23
A
Y
inv
29
30
24
22
21
32
B
20
33
8
UPB1009K
相關PDF資料
PDF描述
UPB1502GR(1)-E1 Prescaler/Frequency Divider
UPB1502GR-E1 1.7 GHz/ 2.0 GHz LOW-POWER TWO-MODULUS PRESCALER DIVIDED-BY-64/65, 128/129
UPB1502GR1 1.7 GHz/ 2.0 GHz LOW-POWER TWO-MODULUS PRESCALER DIVIDED-BY-64/65, 128/129
UPB1502GR1-E1 1.7 GHz/ 2.0 GHz LOW-POWER TWO-MODULUS PRESCALER DIVIDED-BY-64/65, 128/129
UPB1502GR 1.7 GHz/ 2.0 GHz LOW-POWER TWO-MODULUS PRESCALER DIVIDED-BY-64/65, 128/129
相關代理商/技術參數
參數描述
UPB1009K-E1-A 功能描述:射頻接收器 GPS Receiver RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel
UPB100A484B-5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
UPB100A484B-7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
UPB100A484D-5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
UPB100A484D-7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM