參數(shù)資料
型號: UPB1009K-E1
廠商: NEC Corp.
英文描述: NECs LOW POWER GPS RF RECEIVER BIPOLAR ANALOG + INTEGRATED CIRCUIT
中文描述: 鄰舍低功耗GPS射頻接收器雙極模擬集成電路
文件頁數(shù): 6/27頁
文件大小: 344K
代理商: UPB1009K-E1
Pin
No.
Pin Name
Function and Application
Internal Equivalent Circuit
MS1 : L
MS2 : L
TCXO : 16.368,
16.384 MHz
MS1 : L
MS2 : H
TCXO : 19.2 MHz
MS1 : H
MS2 : L
TCXO : 14.4 MHz
6
12
MS1
MS2
Low :
0 to 0.3 (V)
High :
V
CC
0.3 to
V
CC
(V)
MS1 : H
MS2 : H
TCXO : 26 MHz
11
CPout
Output pin of charge pump. Connect
external R and C to this pin to set a
dumping factor and natural angular
frequency (I
sink
= I
source
= 0.45 mA).
13
Refin
Reference frequency input pin. Connect
an external reference transmitter (such as
TCXO) to this pin.
14
PLLV
CC
Power supply voltage pin of PLL.
Connect a bypass capacitor to this pin to
reduce the high-frequency impedance.
15
PLLGND
Ground pin of PLL.
16
CLKout
Clock (f
TCXO
) output pin (IC test pin).
6
B
14
15
B
12
11
S
14
15
S
B
14
15
f
16
6
UPB1009K
相關PDF資料
PDF描述
UPB1502GR(1)-E1 Prescaler/Frequency Divider
UPB1502GR-E1 1.7 GHz/ 2.0 GHz LOW-POWER TWO-MODULUS PRESCALER DIVIDED-BY-64/65, 128/129
UPB1502GR1 1.7 GHz/ 2.0 GHz LOW-POWER TWO-MODULUS PRESCALER DIVIDED-BY-64/65, 128/129
UPB1502GR1-E1 1.7 GHz/ 2.0 GHz LOW-POWER TWO-MODULUS PRESCALER DIVIDED-BY-64/65, 128/129
UPB1502GR 1.7 GHz/ 2.0 GHz LOW-POWER TWO-MODULUS PRESCALER DIVIDED-BY-64/65, 128/129
相關代理商/技術參數(shù)
參數(shù)描述
UPB1009K-E1-A 功能描述:射頻接收器 GPS Receiver RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel
UPB100A484B-5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
UPB100A484B-7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
UPB100A484D-5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
UPB100A484D-7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM