參數(shù)資料
型號: UPB1009K-E1
廠商: NEC Corp.
英文描述: NECs LOW POWER GPS RF RECEIVER BIPOLAR ANALOG + INTEGRATED CIRCUIT
中文描述: 鄰舍低功耗GPS射頻接收器雙極模擬集成電路
文件頁數(shù): 15/27頁
文件大小: 344K
代理商: UPB1009K-E1
As illustrated in the operation timing chart below, the data of SampleN is pipeline delayed by 1.5 clocks during
normal operation, and is output at the rising edge of the sample clock with output delay time Tod. When the
operation is changed from normal operation to power-down operation, the status of the output data
immediately before the power-down operation is retained (drive status).
The following table shows each timing parameter for reference purposes.
Symbol
Parameter
Test Conditions
MIN.
TYP.
MAX.
Unit
T
od
Output Delay
C
L
= 10 pF, f
clk
= 19.2 MHz
12
ns
T
pld
Pipeline Delay
1.5
clock
T
ds
Sampling Delay
(Aperture Delay)
2
ns
T
oh
Output Hold Time
2
ns
(a) Normal Operation
SampleN
SampleN
+
1
SampleN
+
2
SampleN
+
3
SampleN
+
4
SampleN
+
5
2ndIFin
SCKin
D0-D3
N-2
N-1
N
N+1
N+2
N+3
: Analog signal sampling timing
T
ds
T
pld
T
ds
T
ch
T
cl
T
clk
T
oh
15
UPB1009K
相關(guān)PDF資料
PDF描述
UPB1502GR(1)-E1 Prescaler/Frequency Divider
UPB1502GR-E1 1.7 GHz/ 2.0 GHz LOW-POWER TWO-MODULUS PRESCALER DIVIDED-BY-64/65, 128/129
UPB1502GR1 1.7 GHz/ 2.0 GHz LOW-POWER TWO-MODULUS PRESCALER DIVIDED-BY-64/65, 128/129
UPB1502GR1-E1 1.7 GHz/ 2.0 GHz LOW-POWER TWO-MODULUS PRESCALER DIVIDED-BY-64/65, 128/129
UPB1502GR 1.7 GHz/ 2.0 GHz LOW-POWER TWO-MODULUS PRESCALER DIVIDED-BY-64/65, 128/129
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPB1009K-E1-A 功能描述:射頻接收器 GPS Receiver RoHS:否 制造商:Skyworks Solutions, Inc. 類型:GPS Receiver 封裝 / 箱體:QFN-24 工作頻率:4.092 MHz 工作電源電壓:3.3 V 封裝:Reel
UPB100A484B-5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
UPB100A484B-7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
UPB100A484D-5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
UPB100A484D-7 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM