![](http://datasheet.mmic.net.cn/140000/TVP5041PFP_datasheet_5023358/TVP5041PFP_91.png)
2–75
2.13.64 Interrupt Status Register A
VIP address
1C0h
PHI address
C0h
I2C address
C0h
7
6
5
4
3
2
1
0
TvpLOCK state
TvpLOCK interrupt
Cycle complete
Bus error
CC odd field
CC even field
Teletext threshold
Teletext data
tvpLOCK state
0 = TVP not locked to video (default)
1 = TVP locked to video signal
Reflects the present state of the tvpLOCK.
tvpLOCK interrupt
0 = A transition has not occurred on the tvpLOCK signal (default)
1 = A transition has occurred on the tvpLOCK signal
Note, an interrupt is generated on any transition of the Lock signal.
Cycle complete
0 = Read or write cycle in progress (default)
1 = Read or write cycle complete
Bus error
0 = No bus error (default)
1 = PHI interface detected an illegal access
CC odd field
0 = Buffer empty (default)
1 = Odd field closed caption buffer contains data
CC even field
0 = Buffer empty (default)
1 = Even field closed caption buffer contains data
Teletext threshold
0 = Threshold not reached (default)
1 = Teletext data in buffer has reached configurable threshold
Teletext data
0 = Teletext data buffer empty or the video line number has not reached the value
programmed in the interrupt line number register at address B5. (default)
1 = Teletext data buffer contains a complete transaction and the video line number =
interrupt line number
Note this bit can be configured to occur whenever the video line number = interrupt line
number register regardless of the data.
The interrupt status register A is polled by the external processor to determine the interrupt source. After an interrupt
condition is set it can be reset by writing to this register with a 1 in the appropriate bit(s).
2.13.65 Interrupt Enable Register A
VIP address
1C1h
PHI address
C1h
I2C address
C1h
7
6
5
4
3
2
1
0
tvpLOCK state
tvpLOCK
interrupt enable
Cycle complete
enable
Bus Error
Enable
CC odd field
enable
CC even field
enable
Teletext
threshold enable
Teletext data
enable
The interrupt enable register A is used by the external processor to mask unnecessary interrupt sources for interrupt
A. Bits loaded with a 1 allow the corresponding interrupt condition to generate an interrupt on the external pin.
Conversely bits loaded with a 0 mask the corresponding interrupt condition from generating an interrupt on the
external pin. Note this register only affects the interrupt A on the external terminal, it does not affect the bits in the
interrupt status register A. A given condition can set the appropriate bit in the status register and not cause an interrupt
on the external terminal. To determine if this device is driving the interrupt terminal either perform a logical AND of
the interrupt status register A with the interrupt enable register A, or check the state of the interrupt A bit in the interrupt
configuration register A.