![](http://datasheet.mmic.net.cn/140000/TVP5041PFP_datasheet_5023358/TVP5041PFP_67.png)
2–51
2.13.11 Miscellaneous Control
VIP address
103h
PHI address
03h
I2C address
03h
7
6
5
4
3
2
1
0
GPCL terminal
function select
PALI terminal and
FID terminal
function select
Y U/V output
enable
HSYN, VSYN, AVID,
FID, PALI output enable
Reserved
Vertical blanking
on/off
Clock output enable
GPCL terminal function select:
00 = GPCL is logic 0 output (default)
01 = GPCL is logic 1 output
10 = GPCL is vertical blank output
11 = GPCL is external sync lock control input
When GPCL is configured as a vertical blank output, the vertical blanking on/off bit is used to activate the output. When
GPCL is configured as a sync lock control, it can be used to force the internal PLLs to their normal settings. This
causes all clocks and synchronization signals to assume nominal values. The sync lock control input is active high.
PALI terminal and FID terminal function select:
0 = PALI outputs PAL indicator signal and terminal FID outputs field ID signal (default)
1 = PALI outputs horizontal lock indicator (HLK) and terminal FID outputs vertical lock indicator (VLK)
Y U/V output enable:
0 = Y U/V high impedance (default)
1 = Y U/V active
Horizontal sync (HSYN), vertical sync (VSYN), active video indicator (AVID), PALI, and FID output enables:
0 = HSYN, VSYN, AVID, PALI, and FID are high impedance
1 = HSYN, VSYN, AVID, PALI, and FID are active
This bit is default to 0 after reset if the AVID terminal is pulled down during reset or default to 1 if the AVID terminal
is pulled up during reset.
Vertical blanking on/off control:
0 = Vertical blanking off (default)
1 = Vertical blanking on
Clock enable:
0 = SCLK and PCLK outputs are high impedance
1 = SCLK and PCLK outputs are enabled
This bit is default to 0 after reset if the PREF terminal is pulled down during reset or default to 1 if the AVID is pulled
up during reset.
Table 2–16. Digital Output Control
OEB
PIN
AVID PIN
REG 03,
BIT 4
(TVPOE)
REG C2,
BIT 2
(VDPOE)
YUV OUTPUT
NOTES
1
X
High impedance
At all times
0
1 during reset
X
Active after reset
After reset and before YUV output enable bits are programmed.
TVPOE bit defaults to 1 and VDPOE bit defaults to 1.
0
0 during reset
X
High impedance
after reset
After reset and before YUV output enable bits are programmed.
TVPOE bit defaults to 0 and VDPOE bit defaults to 1.
0
X
0
X
High impedance
After both YUV output enable bits are programmed
0
X
0
High impedance
After both YUV output enable bits are programmed
0
X
1
Active
After both YUV output enable bits are programmed