參數(shù)資料
型號: TSW5071N
廠商: 意法半導體
元件分類: Codec
英文描述: PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION
中文描述: 可編程解碼器/濾鏡組合第二代
文件頁數(shù): 6/32頁
文件大?。?/td> 284K
代理商: TSW5071N
FUNCTIONAL DESCRIPTION
POWER-ON INITIALIZATION
When power is first applied, power-on reset cir-
cuitry initializes COMBO IIG and puts it into the
power-down state. The gain control registers for
the transmit and receive gain sections are pro-
grammed for no output, the hybrid balance circuit
is turned off, the power amp is disabled and the
device is in the non-delayed timing mode. The
Latch Direction Register (LDR) is pre-set with all
IL pins programmed as inputs, placing the SLIC
interface pins in a high impedance state. The
CI/O pin is set as an input ready for the first con-
trol byte of the initialization sequence.Other initial
states in the Control Register are indicated in Ta-
ble 2.
Aresetto thesesameinitialconditionsmayalsobe
forcedbydrivingtheMR pinmomentarilyhigh.This
maybedoneeitherwhen powered-upordown.For
normaloperationthis pin must be pulledlow. If not
used,MR shouldbe hard-wired to ground.
The desiredmodesforall programmablefunctions
may be initialized via the control port prior to a
Power-upcommand.
INTERFACE, CONTROL, RESET
Name
Pin
Type
TS5070
FN
TS5071
N
Function
Description
IL5
IL4
IL3
IL2
IL1
IL0
I/O
I/O
I/O
I/O
I/O
I/O
23
24
6
7
25
26
16
4
5
17
18
Interface
Latches
IL5 through IL0 are available on the TS5070,
IL4 through IL0 are available on the TS5071.
Each interface Latch I/O pin may be individually
programmed as an input or an output determined by the
state of the corresponding bit inthe Latch Direction
Register (LDR) . For pins configured as inputs, the logic
state sensed on each input is latched into the interface
Latch Register (ILR) whenever control data is written to
COMBO IIG, while CS islow, and the information is
shifted out on the CO (or CI/O) pin. Whenconfigured as
outputs, control data written into the ILR appears at the
corresponding IL pins.
CCLK
I
13
9
Control Clock
This clock shifts serial control information into or out of CI
or CO (or CI/O) when the CS input is low depending on
the currentinstruction. CCLK may be asynchronous with
the othersystem clocks.
CI/O
I/O
8
Control Data
Input/output
This is Control Data I/O pin wich is provided on the
TS5071. Serial control information is shifted into orout of
COMBO IIG on this pinwhen CS is low. The directionof
the datais determinedby the current instruction as defined
in Table 1.
CI
CO
I
O
12
11
Control Data
Input
Control Data
Output
These are separate controls, availables only on the
TS5070. They can be wired together if required.
CS
I
14
10
Chip Select
When this pins is low, control information can be written to
or read from the COMBO IIG via the CI and CO pins (or
CI/O).
MR
I
15
11
Master Reset
This logic input must be pulled low for normal operation of
COMBO IIG. When pulled momentarily high, all
programmable registers in the device are reset to the
states specified under ”Power–on Initialization”.
TS5070 - TS5071
6/32
相關PDF資料
PDF描述
TSP5071N PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION
TS5070FNTR PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION
TSW5070FNTR PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION
TSP5070FNTR PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION
TS5070FN PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION
相關代理商/技術參數(shù)
參數(shù)描述
TSW6011EVM 功能描述:射頻開發(fā)工具 TSW6011EVM Eval Mod RoHS:否 制造商:Taiyo Yuden 產(chǎn)品:Wireless Modules 類型:Wireless Audio 工具用于評估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V
TSW7001EVM 功能描述:放大器 IC 開發(fā)工具 TSW7001EVM Demo Kit RoHS:否 制造商:International Rectifier 產(chǎn)品:Demonstration Boards 類型:Power Amplifiers 工具用于評估:IR4302 工作電源電壓:13 V to 23 V
TSWA3NALFS 制造商:C&K Components 功能描述:- Tape and Reel
TSWA3NC LFS 功能描述:SWITCH NAV SCROLL SELECT RoHS:是 類別:開關 >> 導航,操縱桿 系列:TSW 產(chǎn)品培訓模塊:Joysticks - Hall Effects Based Joystick Overview 產(chǎn)品目錄繪圖:Joystick 3 Axis 標準包裝:1 系列:HFX 系列 I 類型:操縱桿,面板安裝 輸出:USB 開關功能:3 軸,帶選擇功能 觸點額定電壓:- 觸動器類型:操縱桿 端接類型:導線引線,帶 USB 操作力:- 產(chǎn)品目錄頁面:2517 (CN2011-ZH PDF) 其它名稱:679-2507HFX-45SOO-U
TSWA3NCB11 LFS 制造商:C&K Components 功能描述: