- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373744 > TSW5071N (意法半導(dǎo)體) PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION PDF資料下載
參數(shù)資料
| 型號(hào)： | TSW5071N |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | Codec |
| 英文描述： | PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| 中文描述： | 可編程解碼器/濾鏡組合第二代 |
| 文件頁數(shù)： | 10/32頁 |
| 文件大?。?/td> | 284K |
| 代理商： | TSW5071N |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
Thismode providesanother stageof pathverifica-
tionby enablingdata writteninto the ReceivePCM
Register to be read back from that register in any
Transmit time-slot at D
X
0 or D
X
1.
For Analog Loopback as well as for Digital Loop-
back PCM decoding continues and analog output
appears at VF
R
O. The output can be disabled by
pro gramming ”No Output” in the Receive Gain
Register (seetable 8).
INTERFACE LATCH DIRECTIONS
Immediately following power-on, all Interface
Latches assume they are inputs, and thereforeall
IL pins are in a high impedance state. Each IL pin
maybe individuallyprogrammedasa logicinputor
output by writing the appropriateinstruction to the
LDR, see table 1 and 4. Bits L
5
-L
0
must be setby
writing the specific instruction to the LDR with the
L bitsinthe secondbyte setas specifiedin table4.
Unused interface latches should be programmed
as outputs.For the TS5071, L5 should always be
programmedas an output.
Table4:
Byte2 Functionof LatchDirection Register
(*) State atpower-on initilization.
Note:
L5 should be programmedas an output for the TS5071.
INTERFACE LATCH STATES
Interface Latches configured as outputs assume
the state determined by the appropriatedatabit in
the 2-byte instruction written to the Latch Content
Register (ILR) as shown in tables 1 and 5.
Latches configured as inputs will sense the state
applied by an external source, such as the Off-
Hook detect output of a SLIC. All bits of the ILR,
i.e. sensed inputs and the programmed state of
outputs, can be read back in the 2nd byte of a
READ from the ILR. It is recommended that, dur-
ing initialization, the state of IL pins to be config-
ured as outputs should first be programmed, fol-
lowed
immediately
by
Register.
the
Latch
Direction
TIME-SLOTASSIGNMENT
COMBOIIGcan operatein eitherfixed time-slot or
time-slot assignmentmodefor selectingthe Trans-
mit and ReceivePCM time-slots. Followingpower-
on,the deviceis automaticallyinNon-DelayedTim-
ingmode,in whichthetime-slotalwaysbeginswith
the leading (rising) edge of frame sync inputs FS
X
and FS
R
. Time-SlotAssignment may only be used
with Delayed Data timing : see figure 6. FS
X
and
FS
R
may have any phase relationship with each
other in BCLKperiod increments.
Bit Number
7
6
5
4
3
2
1
0
L0
L1
L2
L3
L4
L5
X
X
L
N
Bit
IL Direction
Input
*
Output
0
1
Bit Number
Function
7
EN
6
PS
(note 1)
5
T5
(note 2)
4
T4
3
T3
2
T2
1
T1
0
T0
0
X
X
X
X
X
X
X
Disable D
X
Outputs (transmit instruction) *
Disable D
R
Inputs (receive instruction) *
1
0
Assign One Binary CodedTime-slot from 0–63
Assign One Binary CodedTime-slot from 0–63
Enable D
X
0 Output,Disable D
X
1 Output
(Transmit instruction)
Enable D
R
0 Input, Disable D
R
1 Input
(Receive Instruction)
1
1
Assign One Binary CodedTime-slot from 0–63
Assign One Binary CodedTime-slot from 0–63
Enable D
X
1 Output,Disable D
X
0 Output
(Transmit instruction)
Enable D
R
1 Input, Disable D
R
0 Input
(Receive Instruction)
Table 6:
Byte2 of Time-slot and Port Assignment Instructions
Bit Number
7
6
5
4
3
2
1
0
D0
D1
D2
D3
D4
D5
X
X
Table 5:
InterfaceLatchData Bit Order
Notes:
1. The ”PS” bit MUST always be set to 0 for the TS5071.
2. T5 is the MSB of the time-slot assignment.
(*) State at power-on initialization
TS5070 - TS5071
10/32
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSP5071N | PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| TS5070FNTR | PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| TSW5070FNTR | PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| TSP5070FNTR | PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
| TS5070FN | PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSW6011EVM | 功能描述:射頻開發(fā)工具 TSW6011EVM Eval Mod RoHS:否 制造商:Taiyo Yuden 產(chǎn)品:Wireless Modules 類型:Wireless Audio 工具用于評(píng)估:WYSAAVDX7 頻率: 工作電源電壓:3.4 V to 5.5 V |
| TSW7001EVM | 功能描述:放大器 IC 開發(fā)工具 TSW7001EVM Demo Kit RoHS:否 制造商:International Rectifier 產(chǎn)品:Demonstration Boards 類型:Power Amplifiers 工具用于評(píng)估:IR4302 工作電源電壓:13 V to 23 V |
| TSWA3NALFS | 制造商:C&K Components 功能描述:- Tape and Reel |
| TSWA3NC LFS | 功能描述:SWITCH NAV SCROLL SELECT RoHS:是 類別:開關(guān) >> 導(dǎo)航，操縱桿 系列:TSW 產(chǎn)品培訓(xùn)模塊:Joysticks - Hall Effects Based Joystick Overview 產(chǎn)品目錄繪圖:Joystick 3 Axis 標(biāo)準(zhǔn)包裝:1 系列:HFX 系列 I 類型:操縱桿，面板安裝 輸出:USB 開關(guān)功能:3 軸，帶選擇功能 觸點(diǎn)額定電壓:- 觸動(dòng)器類型:操縱桿 端接類型:導(dǎo)線引線，帶 USB 操作力:- 產(chǎn)品目錄頁面:2517 (CN2011-ZH PDF) 其它名稱:679-2507HFX-45SOO-U |
| TSWA3NCB11 LFS | 制造商:C&K Components 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。