- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373745 > TSS463A-TERZ (Atmel Corp.) VAN Data Link Controller with Serial Interface PDF資料下載
參數(shù)資料
| 型號： | TSS463A-TERZ |
| 廠商： | Atmel Corp. |
| 英文描述： | VAN Data Link Controller with Serial Interface |
| 中文描述： | 凡數(shù)據(jù)與串行接口鏈路控制器 |
| 文件頁數(shù)： | 16/60頁 |
| 文件大小： | 816K |
| 代理商： | TSS463A-TERZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
16
TSS463-AA
4205B–AUTO–12/04
Figure 14.
Framing Sequences
When the complete SOF sequence has been transmitted or received, the circuit will
start the transmission or reception of the identifier field.
All data on the VAN bus, including the identifier and Frame Check Sum (FCS), are
transmitted using enhanced Manchester code.
In enhanced Manchester code, three NRZ bits are transmitted first followed by one
Manchester bit, then three more NRZ bits followed by one Manchester bit and so on.
Since the high state is recessive and the low state is dominant, the bus arbitration can
be done. If a module wants access to the bus, it must first listen to the bus during one
full End of Frame (EOF) and one full Inter Frame Spacing (IFS) period to determine
whether the bus is free or not (i.e. no dominant states received).
Figure 15.
Data Encoding
The IFS is defined to be a minimum of 64 prescaled clock periods. The TSS463AA,
accepts an IFS of zero prescaled clocks for the reception only of a SOF sequence.
Once the bus has been determined as being free, the module must, if it is an autono-
mous module, emit an SOF sequence or, if it is a synchronous access module, wait until
it detects a preamble sequence.
At this point there could be several modules transmitting on the bus, and there is no
possibility of knowing if this is the case or not. Therefore, the first field in which arbitra-
VAN BUS
SEQUENCE
VAN BUS
SEQUENCE
NUMBER OF
PRESCALED
CLOCKS
PREAMBLE
START OF FRAME
START
SYNC
END OF
DATA
ACK
END OF FRAME
0
16
32
48
64
80
96
112 128 144
160 176 192
VAN BUS
SEQUENCE
VAN BUS
SEQUENCE
VAN BUS
SEQUENCE
NUMBER OF
PRESCALED
CLOCKS
NRZ 0
NRZ 1
MANCHESTER 0
MANCHESTER 1
0
8
16
24
32
相關PDF資料 |
PDF描述 |
|---|---|
| TSS463C | VAN Data Link Controller with Serial Interface |
| TSS4B02G | Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers |
| TSS4B03G | Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers |
| TSS4B01G | Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers |
| TSS5G45S | TOSHIBA SOLID STATE AC RELAY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TSS463B | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Serial VAN Data Link Controller |
| TSS463B_03 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Serial VAN Data Link Controller |
| TSS463B_04 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:VAN Data Link Controller with Serial Interface |
| TSS463B-TERA | 制造商:Temic 功能描述:LAN Node Controller, 16 Pin, SOP |
| TSS463B-TERA-9 | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:VAN Data Link Controller with Serial Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復。