- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373745 > TSS461F (Atmel Corp.) VAN Data Link Controller PDF資料下載
參數(shù)資料
| 型號： | TSS461F |
| 廠商： | Atmel Corp. |
| 英文描述： | VAN Data Link Controller |
| 中文描述： | 凡數(shù)據(jù)鏈路控制器 |
| 文件頁數(shù)： | 27/57頁 |
| 文件大?。?/td> | 397K |
| 代理商： | TSS461F |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
27
7615A–AUTO–02/06
TSS461F
Ma, Mb: Operating
mode command bits
Table 7.
Diagnosis System Command Bits
ETIP: Enable
Transmission In
Progress
One: Enable TIP generation
Zero: Disable TIP generation.
The Transmission In Progress (TIP) tells the diagnostic system to enable transmission
diagnosis.
ESDC: Enable System
Diagnosis Clock
One: Enable SDC divider.
Zero: Disable SDC divider.
-The Synchronous Diagnosis Clock (SDC) controls the cycle time of the synchronous diagnosis.
Command Register
(0x03)
Write only register.
Reserved: Bit 1, 2 these bit cannot be set by the user; a zero must always be written to
these bit.
If the circuit is operating at low bit rates there might be a considerable delay between the
writing of this register and the performing of the actual command (worst case 6 timeslots).
The user must verify, by reading the Line Status Register (0x04) that the commands have
been performed.
GRES: General Reset
The Reset circuit command bit performs, if set, exactly as if the external reset pin was asserted.
This command bit has its own auto-reset circuitry.
One: Reset active
Zero: Reset inactive
SLEEP: Sleep
Command
If the user sets the Sleep bit, the circuit will enter sleep mode. When the circuit is in sleep mode,
all non-user registers are setup to minimize power consumption and the oscillator is stopped. To
exit from this mode, the user must set either the idle or activate commands.
One: Sleep active
Zero: Sleep inactive
Ma
Mb
0
0
Forces the Communication on RxD0 (differential)
0
1
Forces the Communication on RxD2 (DATA)
1
0
Forces the Communication on RxD1 (DATA)
1
1
Automatic selection
7
6
5
4
3
2
1
0
GRES
SLEEP
IDLE
ACTI
REAR
0
0
MSDC
相關PDF資料 |
PDF描述 |
|---|---|
| TSS463-AAR | VAN Data Link Controller with Serial Interface |
| TSS463A-TERZ | VAN Data Link Controller with Serial Interface |
| TSS463C | VAN Data Link Controller with Serial Interface |
| TSS4B02G | Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers |
| TSS4B03G | Single Phase 4.0 Amps. Glass Passivated Super Fast Bridge Rectifiers |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TSS461F-TDRZ-9 | 功能描述:網(wǎng)絡控制器與處理器 IC Van Data Link Controller RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| TSS461F-TDSZ-9 | 功能描述:網(wǎng)絡控制器與處理器 IC ASICS RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| TSS463 | 制造商:Atmel Corporation 功能描述:LAN Node Controller, 16 Pin, SOP 制造商:Temic 功能描述:LAN Node Controller, 16 Pin, SOP |
| TSS463-AA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TSS463-AA [Updated 3/03. 60 Pages] |
發(fā)布緊急采購，3分鐘左右您將得到回復。