- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373744 > TSPC860XRMZQU66D (Atmel Corp.) Integrated Communication Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | TSPC860XRMZQU66D |
| 廠商： | Atmel Corp. |
| 英文描述： | Integrated Communication Processor |
| 中文描述： | 綜合通信處理器 |
| 文件頁數(shù)： | 11/93頁 |
| 文件大?。?/td> | 1601K |
| 代理商： | TSPC860XRMZQU66D |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
11
TSPC860 [Preliminary]
2129B–HIREL–12/04
D(0-31)
Hi-Z (Pulled
Low if
RSTCONF
pulled down)
See
Figure 2
Bidirectional
Three-state
Data Bus—This bidirectional three-state bus provides the general-
purpose data path between the TSPC860 and all other devices. The
32-bit data path can be dynamically sized to support 8-, 16-, or 32-bit
transfers. D0 is the MSB of the data bus.
DP0
IRQ3
Hi-Z
V3
Bidirectional
Three-state
Data Parity 0—Provides parity generation and checking for D(0-7) for
transfers to a slave device initiated by the TSPC860. The parity
function can be defined independently for each one of the addressed
memory banks (if controlled by the memory controller) and for the
rest of the slaves sitting on the external bus. Parity generation and
checking is not supported for external masters.
Interrupt Request 3—One of eight external inputs that can request
(by means of the internal interrupt controller) a service routine from
the core. Note that the interrupt request signal sent to the interrupt
controller is the logical AND of DP0/IRQ3 (if defined as IRQ3) and
CR/IRQ3 (if defined as IRQ3).
DP1
IRQ4
Hi-Z
V5
Bidirectional
Three-state
Data Parity 1—Provides parity generation and checking for D(8-15)
for transfers to a slave device initiated by the TSPC860. The parity
function can be defined independently for each one of the addressed
memory banks (if controlled by the memory controller) and for the
rest of the slaves on the external bus. Parity generation and checking
is not supported for external masters.
Interrupt Request 4—One of eight external inputs that can request
(by means of the internal interrupt controller) a service routine from
the core. Note that the interrupt request signal sent to the interrupt
controller is the logical AND of this line (if defined as IRQ4) and
KR/IRQ4/SPKROUT (if defined as IRQ4).
DP2
IRQ5
Hi-Z
W4
Bidirectional
Three-state
Data Parity 2—Provides parity generation and checking for D(16-23)
for transfers to a slave device initiated by the TSPC860. The parity
function can be defined independently for each one of the addressed
memory banks (if controlled by the memory controller) and for the
rest of the slaves on the external bus. Parity generation and checking
is not supported for external masters.
Interrupt Request 5—One of eight external inputs that can request
(by means of the internal interrupt controller) a service routine from
the core.
DP3
IRQ6
Hi-Z
V4
Bidirectional
Three-state
Data Parity 3—Provides parity generation and checking for D(24-31)
for transfers to a slave device initiated by the TSPC860. The parity
function can be defined independently for each one of the addressed
memory banks (if controlled by the memory controller) and for the
rest of the slaves on the external bus. Parity generation and checking
is not supported for external masters.
Interrupt Request 6—One of eight external inputs that can request
(by means of the internal interrupt controller) a service routine from
the core. Note that the interrupt request signal sent to the interrupt
controller is the logical AND of this line (if defined as IRQ6) and the
FRZ/IRQ6 (if defined as IRQ6).
BR
Hi-Z
G4
Bidirectional
Bus Request—Asserted low when a possible master is requesting
ownership of the bus. When the TSPC860 is configured to work with
the internal arbiter, this signal is configured as an input. When the
TSPC860 is configured to work with an external arbiter, this signal is
configured as an output and asserted every time a new transaction is
intended to be initiated (no parking on the bus).
Table 1.
Signal Descriptions (Continued)
Name
Reset
Number
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSPC860XRVZPU66D | Integrated Communication Processor |
| TSPC860XRVZQU66D | Integrated Communication Processor |
| TSS10G45S | SOLID STATE AC RELAY |
| TSS10J45S | SOLID STATE AC RELAY |
| TSS2G45 | TOSHIBA SOLID STATE AC RELAY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSPC860XRVZPU66D | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor |
| TSPC860XRVZQU66D | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Integrated Communication Processor |
| TSPC-DCM600 | 制造商:Traco Power 功能描述:Bulk |
| TSPCOS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:TREND SERVER PROG MULTI |
| TSPCSP037G190A070 | 制造商:RAF Electronic Hardware 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。