參數(shù)資料
型號(hào): TMS320FN
廠商: Texas Instruments, Inc.
英文描述: Adjustable 1.24-16V ±0.5% Tolerance, 0.05-20mA Shunt Regulator; Package: TO-92 (TO-226) 5.33mm Body Height; No of Pins: 3; Container: Tape and Reel; Qty per Container: 2000
中文描述: 第二代數(shù)字信號(hào)處理器
文件頁(yè)數(shù): 90/123頁(yè)
文件大小: 1205K
代理商: TMS320FN
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)當(dāng)前第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)
www.ti.com
C4
C3
XCLKOUT
(B)
XCLKIN
(A)
C5
C9
C10
C1
C8
C6
6.7
Power Sequencing
6.7.1
Power Management and Supervisory Circuit Solutions
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
A.
The relationship of XCLKIN to XCLKOUT depends on the divide factor chosen. The waveform relationship shown is
intended to illustrate the timing parameters only and may differ based on actual configuration.
XCLKOUT configured to reflect SYSCLKOUT.
B.
Figure 6-4. Clock Timing
No requirements are placed on the power up/down sequence of the various power pins to ensure the
correct reset state for all the modules. However, if the 3.3-V transistors in the level shifting output buffers
of the I/O pins are powered prior to the 1.8-V transistors, it is possible for the output buffers to turn on,
causing a glitch to occur on the pin during power up. To avoid this behavior, power the V
DD
pins prior to or
simultaneously with the V
DDIO
pins, ensuring that the V
DD
pins have reached 0.7 V before the V
DDIO
pins
reach 0.7 V.
There are some requirements on the XRS pin:
1. During power up, the XRS pin must be held low for t
w(RSL1)
after the input clock is stable (see
Table 6-11
). This is to enable the entire device to start from a known condition.
2. During power down, the XRS pin must be pulled low at least 8
μ
s prior to V
DD
reaching 1.5 V. This is to
enhance flash reliability.
Additionally it is recommended that no voltage larger than a diode drop (0.7 V) should be applied to any
pin prior to powering up the device. Voltages applied to pins on an unpowered device can bias internal p-n
junctions in unintended ways and produce unpredictable results.
Table 6-10
lists the power management and supervisory circuit solutions for 280x DSPs. LDO selection
depends on the total power consumed in the end application. Go to www.power.ti.com for a complete list
of TI power ICs or select TI DSP Power Solutions for links to the
DSP Power Selection Guide
(slub006a.pdf) and links to specific power reference designs.
Table 6-10. Power Management and Supervisory Circuit Solutions
SUPPLIER
Texas Instruments
Texas Instruments
Texas Instruments
Texas Instruments
Texas Instruments
Texas Instruments
Texas Instruments
Texas Instruments
Texas Instruments
TYPE
LDO
LDO
LDO
SVS
SVS
LDO
LDO
DC/DC
DC/DC
PART
DESCRIPTION
Dual 1-A low-dropout regulator (LDO) with supply voltage supervisor (SVS)
Dual 500/250-mA LDO with SVS
250-mA LDO with PG
Open Drain SVS with programmable delay
Low-cost Open-drain SVS with 5
μ
S delay
200-mA LDO in WCSP package
400-mA LDO with 40 mV of V
DO
High V
in
1.2-A dc/dc converter in 4x4 QFN package
500-mA converter in WCSP package
TPS767D301
TPS70202
TPS766xx
TPS3808
TPS3803
TPS799xx
TPS736xx
TPS62110
TPS6230x
Electrical Specifications
90
相關(guān)PDF資料
PDF描述
TMS320FZ Adjustable 1.24-16V +/-0.5% Tolerance, 0.05-20mA Shunt Regulator, Pb-Free Device; Package: TO-92 (TO-226) 5.33mm Body Height; No of Pins: 3; Container: Tape and Reel; Qty per Container: 2000
TMS320GB Adjustable 1.24-16V ±0.5% Tolerance, 0.05-20mA Shunt Regulator; Package: TO-92 (TO-226) 5.33mm Body Height; No of Pins: 3; Container: Tape and Reel; Qty per Container: 2000
TMS320LC545B FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320LC546B 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 48% Max Duty Cycle; Package: SOIC 14 LEAD; No of Pins: 14; Container: Rail; Qty per Container: 55
TMS320LC54x 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 16V UVLO Threshold and 96% Max Duty Cycle; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Rail; Qty per Container: 98
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320G203PZ 制造商:n/a 功能描述:320G203 S7G4A
TMS320-JTAG 功能描述:仿真器/模擬器 DSP JTAG FOR PROG & EMULATION RoHS:否 制造商:Blackhawk 產(chǎn)品:System Trace Emulators 工具用于評(píng)估:C6000, C5000, C2000, OMAP, DAVINCI, SITARA, TMS470, TMS570, ARM 7/9, ARM Cortex A8/R4/M3 用于:XDS560v2
TMS320-JTAG-USB 功能描述:JTAG調(diào)試器 DSP USB JTAG FOR XDS100 SOFTWARE RoHS:否 制造商:Olimex Ltd. 產(chǎn)品:JTAG In-Circuit Debuggers 工具用于評(píng)估:MSP430 Flash MCUs 用于:MSP430 Kick Start, MSPGCC 核心:MSP430 接口類(lèi)型:JTAG, USB 工作電源電壓:12 V
TMS320LBC51PQA57 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC DSP RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320LBC51PZ 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述: