參數(shù)資料
型號: TMS320C82GGP-50
元件分類: 數(shù)字信號處理
英文描述: 32-Bit Digital Signal Processor
中文描述: 32位數(shù)字信號處理器
文件頁數(shù): 54/132頁
文件大小: 1707K
代理商: TMS320C82GGP-50
SPRS145G
JULY 2000
REVISED FEBRUARY 2002
54
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
controller area network (CAN) module (continued)
CAN controller architecture
Figure 12 shows the basic architecture of the CAN controller through this block diagram of the CAN Peripherals.
Temporary Receive Buffer
Data
ID
CAN Module
Control Logic
CPU Interface/
Memory Management Unit
CAN
Core
Control/Status Registers
Interrupt Logic
Control Bus
Acceptance Filter
Transmit Buffer
RAM 48x16
CANTX
CAN
Transceiver
Matchid
CPU
mailbox 0
mailbox 1
mailbox 2
mailbox 3
mailbox 4
mailbox 5
R
R
T/R
T/R
T
T
CANRX
Figure 12. CAN Module Block Diagram
The mailboxes are situated in one 48-word x 16-bit RAM. It can be written to or read by the CPU or the CAN.
The CAN write or read access, as well as the CPU read access, needs one clock cycle. The CPU write access
needs two clock cycles. In these two clock cycles, the CAN performs a read-modify-write cycle and, therefore,
inserts one wait state for the CPU.
Address bit 0 of the address bus used when accessing the RAM decides if the lower (0) or the higher (1)
16-bit word of the 32-bit word is taken. The RAM location is determined by the upper bits 5 to 1 of the address
bus.
Table 8. 3.3-V CAN Transceivers for the TMS320Lx240xA DSPs
PART NUMBER
LOW-POWER MODE
INTEGRATED
SLOPE CONTROL
Vref PIN
TA
MARKED AS
SN65HVD230
370
μ
A standby mode
40 nA sleep mode
No standby or sleep mode
Yes
Yes
VP230
SN65HVD231
SN65HVD232
This is the nomenclature printed on the device, since the footprint is too small to accommodate the entire part number.
Yes
No
Yes
No
40 C to 85 C
VP231
VP232
CAN interrupt logic
There are two interrupt requests from the CAN module to the peripheral interrupt expansion (PIE) controller:
the mailbox interrupt and the error interrupt. Both interrupts can assert either a high-priority request or a
low-priority request to the CPU. Since CAN mailboxes can generate multiple interrupts, the software should
read the CAN_IFR register for every interrupt and prioritize the interrupt service, or else, these multiple
interrupts will not be recognized by the CPU and PIE hardware logic. Each interrupt routine should service all
the interrupt bits that are set and clear them after service.
相關PDF資料
PDF描述
TMS320C82GGP-60 32-Bit Digital Signal Processor
TMS320DM642-500 Video/Imaging Fixed-Point Digital Signal Processor
TMS320DM642-600 Video/Imaging Fixed-Point Digital Signal Processor
TMS320F241FNS 16-Bit Digital Signal Processor
TMS320F241PGA 16-Bit Digital Signal Processor
相關代理商/技術參數(shù)
參數(shù)描述
TMS320C82GGP60 功能描述:IC MIMD DSP 352-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:TMS320C8x 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
TMS320D788E001BRFPG4 制造商:Texas Instruments 功能描述:TMS320D788E001 266MHZ 144PIN LQFP
TMS320DA050GGU100 制造商:Texas Instruments 功能描述:DIGITAL AUDIO VERSION OF VC5409GGU100 - Trays
TMS320DA140PGE16D 制造商:Texas Instruments 功能描述:DA140 - Trays
TMS320DA150PGE160 制造商:Texas Instruments 功能描述:DSP Fix PT 16-Bit 160MHz 160MIPS 144-Pin LQFP 制造商:Texas Instruments 功能描述:- Trays