- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368671 > TMS320C241 16-Bit Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | TMS320C241 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 16-Bit Digital Signal Processor |
| 中文描述： | 16位數(shù)字信號處理器 |
| 文件頁數(shù)： | 57/66頁 |
| 文件大?。?/td> | 803K |
| 代理商： | TMS320C241 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁當前第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁
TMS320C242
DSP CONTROLLER
SPRS063B – DECEMBER 1997 – REVISED DECEMBER 1999
57
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
operating characteristics over recommended operating condition ranges
PARAMETER
DESCRIPTION
MIN
MAX
10
UNIT
VCCA = 5.5 V
5 5 V
Converting
mA
ICCA
Analogsupplycurrent
Analog supply current
Non-converting
2
VCCA = VREFHI = 5.5 V
PLL or OSC power
down
1
A
Cai
Analoginp tcapacitance
Analog input capacitance
Typical capacitive load on
Ty ical ca acitive load on
analog input pin
Non-sampling
10
pF
Sampling
30
EDNL
Differential nonlinearity error
Difference between the actual step width and the ideal
value
2
LSB
EINL
Integral nonlinearity error
Maximum deviation from the best straight line through
the ADC transfer characteristics, excluding the
quantization error
2
LSB
td(PU)
Delay time, power-up to ADC valid
Time to stabilize analog stage after power-up
10
s
ZAI
Analog input source impedance
Analog input source impedance for conversions to
remain within specifications
10
Absolute resolution = 4.89 mV. At VREFHI = 5 V and VREFLO = 0 V, this s one LSB. As VREFHI decreases, VREFLO ncreases, or both, the LSB size
decreases. Therefore, the absolute accuracy and differential/integral linearity errors in terms of LSBs increase.
ADC input pin circuit
One of the most common A/D application errors is inappropriate source impedance. In practice, minimum
source impedance should be used to limit the error as well as to minimize the required sampling time; however,
the source impedance must be smaller than Z
AI
. A typical ADC input pin circuit is shown in Figure 31.
VIN
R1
Requiv
VAI
(to ADCINx input)
R1 = 10
typical
Figure 31. Typical ADC Input Pin Circuit
A
相關PDF資料 |
PDF描述 |
|---|---|
| TMS320C242FNS | 16-Bit Digital Signal Processor |
| TMS320C242PGA | 16-Bit Digital Signal Processor |
| TMS320C242PGS | 16-Bit Digital Signal Processor |
| TMS320C30GEL | 32-Bit Digital Signal Processor |
| SM320C25FJM | 16-Bit Digital Signal Processor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320C241FNS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| TMS320C241PGS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| TMS320C242 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLER |
| TMS320C242FN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DSP CONTROLLER |
| TMS320C242FNA | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
發(fā)布緊急采購，3分鐘左右您將得到回復。