- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385940 > TMS320C15-25 (Texas Instruments, Inc.) Digital Signal Processors(160ns指令周期，分離的程序和數(shù)據(jù)總線，外部輪詢中斷的DSP) PDF資料下載
參數(shù)資料
| 型號： | TMS320C15-25 |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | Digital Signal Processors(160ns指令周期，分離的程序和數(shù)據(jù)總線，外部輪詢中斷的DSP) |
| 中文描述： | 數(shù)字信號處理器（160ns指令周期，分離的程序和數(shù)據(jù)總線，外部輪詢中斷的數(shù)字信號處理器） |
| 文件頁數(shù)： | 81/139頁 |
| 文件大?。?/td> | 1478K |
| 代理商： | TMS320C15-25 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁當前第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁
I/O/Z
DESCRIPTION
I/O/Z
TMS320C16
DIGITAL SIGNAL PROCESSOR
SPRS009C–JANUARY 1987–REVISED JULY 1991
POST OFFICE BOX 1443
HOUSTON, TEXAS 77001
81
TERMINAL FUNCTIONS (concluded)
PIN
DESCRIPTION
NAME
NO.
INTERRUPT AND MISCELLANEOUS SIGNALS
External polling input. Polled by BIOZ instruction. If low, the device branches to the address
specified by the instruction.
BIO
64
I
IOEN
54
O
Data enable for device input data. When active (low), IOEN indicates that the device will
accept data from the data bus. IOEN is active only during the IN instruction. When IOEN is
active, MEN, IOWE, and MWE will always be inactive (high).
IOWE
52
O
Write enable for device output data. When active (low), IOWE indicates that data will be
output from the device on the data bus. IOWE is active only during the OUT instruction. When
IOWE is active, MEN, IOEN, and MWE will always be inactive (high).
INT
63
I
External interrupt input. The interrupt signal is generated by applying a negative-going edge
to the INT pin. The edge is used to latch the interrupt flag register (INTF) until an interrupt
is granted by the device. An active low level will also be sensed.
MC/MP
62
I
Memory mode select pin. High selects the microcomputer mode, in which 8K words of
on-chip program memory are available. A low on MC/MP pin enables the microprocessor
mode. In this mode, the entire memory space is external; i.e., addresses 0 through 65535.
MEN
56
O
Memory enable. MEN is an active (low) control signal generated by the device to enable
instruction fetches from program memory. MEN will be active on instructions fetched from
both internal and external memory. When MEN is active, MWE, IOWE, and IOEN will be
inactive (high).
MWE
53
O
Write enable for device output data. When active (low), MWE indicates that data will be
output from the device on the data bus. MWE is active only during the TBLW instruction.
When MWE is active, MEN, IOEN, and IOWE will always be inactive (high).
NC
1, 12, 18, 19,
24, 29, 33,
50, 51, 55
—
No connection.
RS
2
I
Schmitt-triggered input for initializing the device. When held active for a minimum of five
clock cycles. IOEN, IOWE, MWE, and MEN are forced high; and, the data bus (D15 through
D0) is not driven. The program counter (PC) and the address bus (A15 through A0) are then
synchronously cleared after the next complete clock cycle from the falling edge of RS. Reset
also disables the interrupt, clears the interrupt flag register, and leaves the overflow mode
register unchanged. The device can be held in the reset state indefinitely.
SUPPLY/OSCILLATOR SIGNALS
PIN
NAME
NO.
CLKOUT
9
O
System clock output (one-fourth crystal/CLKIN frequency).
VDD
26, 57, 58,
59, 60
I
5-V suppy pins.
VSS
5, 6, 7, 8,
42, 61
I
Ground pins.
X1
3
O
Crystal output pin for internal oscillator. If the internal oscillator is not used, this pin should
be left unconnected.
X2/CLKIN
4
I
Input pin to the internal oscillator (X2) from the crystal. Alternatively, an input pin for an
external oscillator (CLKIN).
Input/Output/High-impedance state.
相關PDF資料 |
PDF描述 |
|---|---|
| TMS320LC17 | Digital Signal Processors(278ns指令周期，分離的程序和數(shù)據(jù)總線，外部輪詢中斷的DSP) |
| TMS320C203(中文) | Digital Signal Processors(50ns指令周期， 空閑狀態(tài)CPU全關斷，先進的外圍，多種PLL可選) |
| TMS320VC203(中文) | Digital Signal Processors(50ns指令周期， 空閑狀態(tài)CPU全關斷，先進的外圍，多種PLL可選) |
| TMS320C209(中文) | Digital Signal Processors(35ns和50ns指令周期，空閑狀態(tài)CPU全關斷，先進的外圍，多種PLL可選) |
| TMS320C240(中文) | Digital Signal Processors(具有TMS320C的結構和先進的外圍的DSP) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320C15FNA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMS320C15FNL | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMS320C15FNL25 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
| TMS320C15FNL-25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| TMS320C15NA | 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS |
發(fā)布緊急采購，3分鐘左右您將得到回復。