- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385939 > TMP90CM36 (Toshiba Corporation) High Speed Advanced CMOS 8-bit Microcontroller,Integrating RAM，ROM，General Serial Interface,Multifuction Timer/Event Counter，Signal Selector Circuit,PWM Output(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了ROM，RAM，通用串行接口，多功能定時器/事件計數(shù)器,信號選擇電路，PWM輸出）) PDF資料下載
參數(shù)資料
| 型號： | TMP90CM36 |
| 廠商： | Toshiba Corporation |
| 元件分類： | 通用總線功能 |
| 英文描述： | High Speed Advanced CMOS 8-bit Microcontroller,Integrating RAM，ROM，General Serial Interface,Multifuction Timer/Event Counter，Signal Selector Circuit,PWM Output(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了ROM，RAM，通用串行接口，多功能定時器/事件計數(shù)器,信號選擇電路，PWM輸出）) |
| 中文描述： | 采用先進(jìn)的CMOS高速8位微控制器，集成內(nèi)存，光盤，通用串行接口，Multifuction定時器/事件計數(shù)器，信號選擇器電路，PWM輸出（高速，先進(jìn)的的CMOS 8位微控制器（芯片集成了ROM和RAM內(nèi)存，通用串行接口，多功能定時器/事件計數(shù)器，信號選擇電路，脈寬調(diào)制輸出）） |
| 文件頁數(shù)： | 134/194頁 |
| 文件大?。?/td> | 7013K |
| 代理商： | TMP90CM36 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁當(dāng)前第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
134
TOSHIBA CORPORATION
TMP90CM36
(2)
Receive Mode
Setting the command register to receive mode, then
setting serial serial transfer control SCMOD2 <SIOE>
to enable makes receive possible. Shift data is syn-
chronized with serial clock pulses and fetched from
the RxD2 pin. When data is fetched, it is transferred
from the shift register to the buffer register and the
buffer-full interrupt INTRX2 is generated to request a
read of receive data.
When the interrupt service program read the next
receive data from the buffer register, the interrupt
request signal is cleared. The following data continues
to be fetched after the interrupt is generated.
After the interrupt request is cleared, data is trans-
ferred from the shift register to the buffer register when
data is fetched.
(Internal clock pulses)
In the internal clock operation, if the previous receive
data has not been read from the buffer regfister after
the next data is fetched, the serial clock stops and
waits until the previous data is read.
(External clock pulses)
In the external operation, shift operations are synchro-
nized with externally supplied clock pulses. The data is
read before the next receive data is transferred into the
buffer register. If the previous data has not been read,
the receive data will not be transferred into the buffer
registers and all subsequently input receive data will
be cancelled. The maximum transfer speed of the
external clock operation is determined by the maxi-
mum delay time from interrupt request generation to
receive data read.
Rising and falling edge shifts can be selected in the
receive mode. Because data is fetched on the serial
clock pulses’s rising edge in the rising edge shift, the
first shift data must already be input to the RxD2 pin
when the initial serial clock pulses are applied at trans-
fer start.
(3)
Send-Receive Mode
The first send data is written into buffer registers
SCBUF2 after the send-receive mode is set by the
command register. Setting the serial transfer control
register SCMOD2 <SIOE> to 1 enables receiving or
sending data. Send data is output from the TxD2 pin
on the rising edge of the serial clock pulse, while
receive data is fetched from the RxD2 pin on the falling
edge of the serial clock pulse.
When data is fetched, data is transferred from the shift
registers to the buffer registers and buffer-full interrupt
INTRX2 is genrated to request receive data read.
When the interrupt service program reads the next
receive data from the buffer register, the interrupt
request signal is cleared.
(Internal clock pulses)
In the internal clock operation, a wait begins until the
received data is read and the next send data is written.
(External clock pulses)
In the external clock operation, the receive data must
be read and the next send data written before starting
the next shift operation, because the shift operation is
synchronized with the external supplied clock pulses.
The maximum transfer speed of the external clock
operation is determined by the maximum delay time
from interrupt request generation to send data fetch
and receive data write.
Because the same buffer registers are used for send
and receive, always ensure that send data is written
after 8 bits of receive data are fetched.
To end send-receive, disable the serial transfer control
register. When the serial transfer control register is dis-
abled, send-receive ends afetr receive data is orga-
nized and transferred to the buffer register.
The program checks the end of send-receive by read-
ing serial transfer monitor flags SCMOD2 <FFSI>.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMP90CM38 | High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit A/D,D/A Converter,RAM，ROM，General Serial Interface,Multifuction Timer/Event Counter，Signal Selector Circuit,PWM Output(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了8位A/D，D/A轉(zhuǎn)換器,ROM，RAM，通用串行接口，多功能定時器/事件計數(shù)器,信號選擇電路，PWM輸出）) |
| TMP90CM40 | High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CUP,A/D Converter,RAM，ROM，General Serial Interface,Multifuction Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器（芯片集成了8位CPU,A/D，轉(zhuǎn)換器,ROM，RAM，通用串行接口，多功能定時器/事件計數(shù)器）) |
| TMP90P800 | A System Evaluation LSI With One-Time PROM(8192 x 8-Bit),RAM(256 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路（帶一次可編程ROM(8192 x 8位),RAM(256 x 8位)) |
| TMP90P802 | A System Evaluation LSI With 8-Bit CPU,One-Time PROM(8192 x 8-Bit),RAM(256 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路（集成8位CPU，一次可編程ROM(8192 x 8位),RAM(256 x 8位)) |
| TMP90PH02 | A System Evaluation LSI With 8-Bit CPU,One-Time PROM(16384 x 8-Bit),RAM(512 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路（集成8位CPU，一次可編程ROM(16384 x 8位),RAM(512 x 8位)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMP90CM36F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90CM36T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90CM37F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90CM37T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| TMP90CM38F | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。