參數(shù)資料
型號: TMP90CM36
廠商: Toshiba Corporation
元件分類: 通用總線功能
英文描述: High Speed Advanced CMOS 8-bit Microcontroller,Integrating RAM,ROM,General Serial Interface,Multifuction Timer/Event Counter,Signal Selector Circuit,PWM Output(高速、先進(jìn)的 CMOS 8位微控制器(芯片集成了ROM,RAM,通用串行接口,多功能定時器/事件計數(shù)器,信號選擇電路,PWM輸出))
中文描述: 采用先進(jìn)的CMOS高速8位微控制器,集成內(nèi)存,光盤,通用串行接口,Multifuction定時器/事件計數(shù)器,信號選擇器電路,PWM輸出(高速,先進(jìn)的的CMOS 8位微控制器(芯片集成了ROM和RAM內(nèi)存,通用串行接口,多功能定時器/事件計數(shù)器,信號選擇電路,脈寬調(diào)制輸出))
文件頁數(shù): 120/194頁
文件大?。?/td> 7013K
代理商: TMP90CM36
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁當(dāng)前第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁
120
TOSHIBA CORPORATION
TMP90CM36
Receiving control
1) I/O interface mode
When in SCLK1 output mode with the setting of
SCCR1 <IOC1> = “0”, RxD1 signal will be sampled at
the rising edge of shift clock which is output to SLCK
pin.
When in SCLK1 input mode with the setting of SCCR1
<IOC1> = “1”, RxD1 signal will be sampled at the ris-
ing edge or the falling edge of SCLK1 input according
to the setting of SCCR1 <SCLKC1> register.
2) Asynchronous communication (UART) mode
The receiving control has a circuit for detecting the start
bit by the rule of majority. When two or more “0” are
detected during 3 samples, it is recognized as normal
start bit and the reciving operation is started.
Data being received are also evaluated by the rule of
majority.
Receiving buffer
To prevent overrun from occurring, the receiving buffer
has a double structure. Received data are stored one
bit by one bit in the receiving buffer 1 (shift register
type). When 7 bits or 8 bits of data are stored in the
receiving buffer 1, the stored data are transferred to
another receiving buffer 2 (SCBUF1), generating an
interrupt INTRX1. The CPU reads only receiving buffer
2 (SCBUF1). Even before the CPU reads the receiving
buffer 2 (SCBUF1), the received data can be stored in
receiving buffer 1 . However, unless the receiving
buffer 2 (SCBUF1) is read before all bits of the next
data are received by the receiving buffer 1, an overrun
error occurs. If an overrun error occurs, the contents of
receiving buffer 1 will be lost, although the contents of
receiving buffer 2 and SCCR1 <RB81> is still pre-
served.
The parity bit added in 8-bit UART mode and the most
significant bit (MSB) in 9-bit UART mode are stored in
SCCR1 <RB81>.
When in 9-bit UART, the wake-up function of the slave
controllers is enabled by setting SCMOD1 <WU1> to
“1”, and interrupt INTRX occurs only when SCCR1
<RB81> is set to “1”.
Transmission counter
Transmission counter is a 4-bit binary counter which is
used in asynchronous communication (UART) mode
and, like a receiving counter, counts by SIOCLK1
clock, generating TxDCLK1 every 16 clock pulses.
Transmission controller
1) I/O interface mode
In SCLK1 output mode with the setting of SCCR1
<IOC1> = “0”, the data in the transmission buffer are
output bit by bit to TxD1 pin at the rising edge of shift
clock which is output from SLCK1 pin.
In SCLK1 input mode with the setting of SCCR1
<IOC1> = “1”, the data in the transmission buffer are
output bit by bit to TxD1 pin at the rising edge or falling
edge of SCLK input according to the setting of
SCCR1 <SCLKC1> register.
2) Asynchronous communication (UART) mode
When the transmission data are written in the trans-
mission buffer sent from the CPU, transmission starts
at the rising edge of the next TxDCLK1, generating a
transmission shift clock TxDSFT1.

Transmission buffer
Transmission buffer SCBUF1 shifts out and sends the
transmission data written from the CPU from the least
significant bit (LSB) in order, using transmission shift
clock TxDSFT1 which is generated by the transmis-
相關(guān)PDF資料
PDF描述
TMP90CM38 High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit A/D,D/A Converter,RAM,ROM,General Serial Interface,Multifuction Timer/Event Counter,Signal Selector Circuit,PWM Output(高速、先進(jìn)的 CMOS 8位微控制器(芯片集成了8位A/D,D/A轉(zhuǎn)換器,ROM,RAM,通用串行接口,多功能定時器/事件計數(shù)器,信號選擇電路,PWM輸出))
TMP90CM40 High Speed Advanced CMOS 8-bit Microcontroller,Integrating 8-Bit CUP,A/D Converter,RAM,ROM,General Serial Interface,Multifuction Timer/Event Counter(高速、先進(jìn)的 CMOS 8位微控制器(芯片集成了8位CPU,A/D,轉(zhuǎn)換器,ROM,RAM,通用串行接口,多功能定時器/事件計數(shù)器))
TMP90P800 A System Evaluation LSI With One-Time PROM(8192 x 8-Bit),RAM(256 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路(帶一次可編程ROM(8192 x 8位),RAM(256 x 8位))
TMP90P802 A System Evaluation LSI With 8-Bit CPU,One-Time PROM(8192 x 8-Bit),RAM(256 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路(集成8位CPU,一次可編程ROM(8192 x 8位),RAM(256 x 8位))
TMP90PH02 A System Evaluation LSI With 8-Bit CPU,One-Time PROM(16384 x 8-Bit),RAM(512 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路(集成8位CPU,一次可編程ROM(16384 x 8位),RAM(512 x 8位))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMP90CM36F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
TMP90CM36T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
TMP90CM37F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
TMP90CM37T 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
TMP90CM38F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller