- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373674 > TMP86PS27FG (Toshiba Corporation) Zener Diode; Application: General; Pd (mW): 500; Vz (V): 6.6 to 6.9; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35 PDF資料下載
參數(shù)資料
| 型號： | TMP86PS27FG |
| 廠商： | Toshiba Corporation |
| 英文描述： | Zener Diode; Application: General; Pd (mW): 500; Vz (V): 6.6 to 6.9; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35 |
| 中文描述： | 8位微控制器 |
| 文件頁數(shù)： | 45/206頁 |
| 文件大?。?/td> | 1415K |
| 代理商： | TMP86PS27FG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁第184頁第185頁第186頁第187頁第188頁第189頁第190頁第191頁第192頁第193頁第194頁第195頁第196頁第197頁第198頁第199頁第200頁第201頁第202頁第203頁第204頁第205頁第206頁
Page 35
TMP86PS27FG
3. Interrupt Control Circuit
The TMP86PS27FG has a total of 20 interrupt sources excluding reset. Interrupts can be nested with priorities.
Four of the internal interrupt sources are non-maskable while the rest are maskable.
Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vectors.
The interrupt latch is set to “1” by the generation of its interrupt request which requests the CPU to accept its inter-
rupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and interrupt enable
flag (EF). If more than one interrupts are generated simultaneously, interrupts are accepted in order which is domi-
nated by hardware. However, there are no prioritized interrupt factors among non-maskable interrupts.
Note 1: To use the address trap interrupt (INTATRAP), clear WDTCR1<ATOUT> to “0” (It is set for the “reset request” after reset is
cancelled). For details, see “Address Trap”.
Note 2: To use the watchdog timer interrupt (INTWDT), clear WDTCR1<WDTOUT> to "0" (It is set for the "Reset request" after
reset is released). For details, see "Watchdog Timer".
Note 3: If an INTADC interrupt request is generated while an interrupt with priority lower than the interrupt latch IL15 (INTADC) is
being accepted, the INTADC interrupt latch may be cleared without the INTADC interrupt being processed. For details,
refer to the corresponding notes in the chapter on the AD converter.
3.1
Interrupt latches (IL19 to IL2)
An interrupt latch is provided for each interrupt source, except for a software interrupt and an executed the unde-
fined instruction interrupt. When interrupt request is generated, the latch is set to “1”, and the CPU is requested to
accept the interrupt if its interrupt is enabled. The interrupt latch is cleared to "0" immediately after accepting inter-
rupt. All interrupt latches are initialized to “0” during reset.
Interrupt Factors
Enable Condition
Interrupt
Latch
Vector
Address
Priority
Internal/External
(Reset)
Non-maskable
–
FFFE
1
Internal
INTSWI (Software interrupt)
Non-maskable
–
FFFC
2
Internal
INTUNDEF (Executed the undefined instruction
interrupt)
Non-maskable
–
FFFC
2
Internal
INTATRAP (Address trap interrupt)
Non-maskable
IL2
FFFA
2
Internal
INTWDT (Watchdog timer interrupt)
Non-maskable
IL3
FFF8
2
External
INTEMG
IMF EF4 = 1
IL4
FFF6
5
External
INT0
IMF EF5 = 1, INT0EN = 1
IL5
FFF4
6
External
INT1
IMF EF6 = 1
IL6
FFF2
7
Internal
INTTBT
IMF EF7 = 1
IL7
FFF0
8
External
INT2
IMF EF8 = 1
IL8
FFEE
9
External
INTTC7T
IMF EF9 = 1
IL9
FFEC
10
Internal
INTRXD
IMF EF10 = 1
IL10
FFEA
11
Internal
INTSIO
IMF EF11 = 1
IL11
FFE8
12
Internal
INTTXD
IMF EF12 = 1
IL12
FFE6
13
Internal
INTTC4
IMF EF13 = 1
IL13
FFE4
14
Internal
INTTC7P
IMF EF14 = 1
IL14
FFE2
15
Internal
INTADC
IMF EF15 = 1
IL15
FFE0
16
External
INT3
IMF EF16 = 1
IL16
FFBE
17
Internal
INTTC3
IMF EF17 = 1
IL17
FFBC
18
Internal
INTRTC
IMF EF18 = 1
IL18
FFBA
19
External
INT5
IMF EF19 = 1
IL19
FFB8
20
-
Reserved
IMF EF20 = 1
IL20
FFB6
21
-
Reserved
IMF EF21 = 1
IL21
FFB4
22
-
Reserved
IMF EF22 = 1
IL22
FFB2
23
-
Reserved
IMF EF23 = 1
IL23
FFB0
24
相關PDF資料 |
PDF描述 |
|---|---|
| TMP86PS43F | CMOS 8-Bit MICOROcontroller |
| TMP86PS44UG | Zener Diode; Application: General; Pd (mW): 500; Vz (V): 6.7 to 7.0; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35 |
| TMP86PS64FG | Zener Diode; Application: General; Pd (mW): 500; Vz (V): 6.9 to 7.2; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35 |
| TMP87C409BMG | Zener Diode; Application: General; Pd (mW): 500; Vz (V): 7.0 to 7.3; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35 |
| TMP87C409BNG | Zener Diode; Application: General; Pd (mW): 500; Vz (V): 7.2 to 7.6; Condition Iz at Vz (mA): 5; C (pF) max: -; Condition VR at C (V):   ESD (kV) min: -; Package: DO-35 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMP86PS27FG(JZ) | 制造商:Toshiba America Electronic Components 功能描述:N/A - Bulk |
| TMP86PS43F | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:CMOS 8-Bit MICOROcontroller |
| TMP86PS44UG | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:8 Bit Microcontroller |
| TMP86PS64F | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:CMOS 8-BIT MICROCONTROLLER |
| TMP86PS64FG | 制造商:TOSHIBA 制造商全稱:Toshiba Semiconductor 功能描述:8 Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。