參數(shù)資料
型號: TLV320AIC3110IRHBR
廠商: TEXAS INSTRUMENTS INC
元件分類: 音頻/視頻放大
英文描述: AUDIO AMPLIFIER, PQCC32
封裝: 5 X 5 MM, GREEN, PLASTIC, QFN-32
文件頁數(shù): 93/126頁
文件大小: 1528K
代理商: TLV320AIC3110IRHBR
PLL _ CLKIN R J.D
PLL _ CLK
P
=
PLL _ CLKIN
512 kHz
20 MHz
P
www.ti.com
SLAS647 – DECEMBER 2009
Table 5-41. Maximum TLV320AIC3110 Clock Frequencies
Clock
DVDD
≥ 1.65 V
CODEC_CLKIN
≤ 110 MHz
ADC_CLK (ADC processing clock)
≤ 49.152 MHz
ADC_PRB_CLK
≤ 24.576 MHz
ADC_MOD_CLK
6.758 MHz
ADC_fS
0.192 MHz
DAC_CLK (DAC processing clock)
≤ 49.152 MHz
DAC_PRB_CLK
≤ 49.152MHz with DRC disabled
≤ 48 MHz with DRC enabled
DAC_MOD_CLK
6.758 MHz
DAC_fS
0.192 MHz
BDIV_CLKIN
55 MHz
CDIV_CLKIN
100 MHz when M is odd
110 MHz when M is even
5.6.1
PLL
For lower power consumption, it is best to derive the internal audio processing clocks using the simple
dividers. When the input MCLK or other source clock is not an integer multiple of the audio processing
clocks then it is necessary to use the on-board PLL. The TLV320AIC3110 fractional PLL can be used to
generate an internal master clock used to produce the processing clocks needed by the ADC and DAC
and digital processing blocks. The programmability of this PLL allows operation from a wide variety of
clocks that may be available in the system.
The PLL input supports clocks varying from 512 kHz to 20 MHz and is register programmable to enable
generation of the required sampling rates with fine resolution. The PLL can be turned on by writing to
page 0 / register 5, bit D7. When the PLL is enabled, the PLL output clock PLL_CLK is given by the
following equation:
(9)
where
R = 1, 2, 3, ..., 16 (page 0 / register 5, default value = 1)
J = 1, 2,3, …, 63, (page 0 / register 6, default value = 4)
D = 0, 1, 2, …, 9999 (page 0 / register 7 and 8, default value = 0)
P = 1, 2, 3, …, 8 (page 0 / register 5, default value = 1)
The PLL can be turned on via page 0 / register 5, bit D7. The variable P can be programmed via page 0 /
register 5, bits D6–D4. The variable R can be programmed via page 0 / register 5, bits D3–D0. The
variable J can be programmed via page 0 / register 6, bits D5–D0. The variable D is 14 bits and is
programmed into two registers. The MSB portion can be programmed via page 0 / register 7, bits D5–D0,
and the LSB portion is programmed via page 0 / register 8, bits D7–D0. For proper update of the D-divider
value, page 0 / register 7 must be programmed first followed immediately by page 0 / register 8. Unless
the write to page 0 / register 8 is completed, the new value of D will not take effect.
When the PLL is enabled the following conditions must be satisfied.
When the PLL is enabled and D = 0, the following conditions must be satisfied for PLL_CLKIN:
(10)
80 MHz
≤ (PLL_CLKIN × J.D × R/P) ≤ 110 MHz
4
≤ R × J ≤ 259
Copyright 2009, Texas Instruments Incorporated
APPLICATION INFORMATION
69
Product Folder Link(s): TLV320AIC3110
相關(guān)PDF資料
PDF描述
TLV320AIC3110IRHBT AUDIO AMPLIFIER, PQCC32
TLV320AIC3111IRHBT AUDIO AMPLIFIER, PQCC32
TLV320AIC3111IRHBR AUDIO AMPLIFIER, PQCC32
TLV320AIC3120IRHBR AUDIO AMPLIFIER, PQCC32
TLV320AIC3120IRHBT AUDIO AMPLIFIER, PQCC32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV320AIC3110IRHBT 功能描述:接口—CODEC Low-Pwr Audio Codec RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC3111 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Audio Codec With Embedded miniDSP and Stereo Class-D Speaker Amplifier
TLV320AIC3111_101 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Audio Codec With Embedded miniDSP and Stereo Class-D Speaker Amplifier
TLV320AIC3111EVM-K 功能描述:音頻 IC 開發(fā)工具 TLV320AIC3111 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Evaluation Kits 類型:Audio Amplifiers 工具用于評估:TAS5614L 工作電源電壓:12 V to 38 V
TLV320AIC3111IRHBR 功能描述:接口—CODEC Low-Pwr Audio CODEC RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel