參數(shù)資料
型號： TLC320AD50IDWR
廠商： TEXAS INSTRUMENTS INC
元件分類： 模擬信號調(diào)理
英文描述： SPECIALTY ANALOG CIRCUIT, PDSO28
封裝： PLASTIC, SO-28
文件頁數(shù)： 19/55頁
文件大?。?/td> 506K
代理商： TLC320AD50IDWR
2–11
2.8
Frame-Sync Function for TLC320AD52C
The frame-sync function for TLC320AD52C is very similar to that of the TLC320AD50C except the following:
1.
TLC320AD52C can support only one slave.
2.
The FSD terminal function can be disabled for TLC320AD52C by programming bit D2 in control 2 register.
3.
The FSD value loaded into control 3 register must be multiplied by 2 to obtain the actual number of SCLKs
for the delay.
For example, if FSD register (control register 3) is programmed with 49H, it means that the TLC320AD52C has one
slave and the FSD terminal has 18 SCLKs delay after master primary FS output. See Figure 2–14.
FS
FSD
256 SCLKs
MP
SP
MS
SS
MP
128 SCLKs
Delay is
≥18
SCLKs
(See Note A)
NOTE A: Minimum SCLK delay number in FSD register is 9. This means that a delay of at least 18 SCLKs is required for proper operation of the
TLC320AD52C.
Figure 2–14. Master Device FS and FSD Output After Control 3 Register
Is Programmed With 49H
2.9
Multiplexed Analog Input and Output
The two differential analog inputs (INP and INM or AUXP and AUXM) are multiplexed into the sigma-delta modulator.
The performance of the AUX channel is similar to the normal input channel. A single-pole antialias filter must be
connected to INP and INM (also AUXP and AUXM, if used). If an RC is used for the single-pole filter (Figure 2–15)
the value of R should not be greater that 1 k
. The gain of the input amplifiers is set through the control register 4.
C
IN +
R
INP
C
IN –
R
INM
NOTES: A. The bandwidth of this RC antialias is determined by: (f0 = 1/(2π RC))
B. AUXP and AUXM need to be connected to AVSS if not used.
C. Bandwidth of the antialias filter can be 4
× fs.
D. The input signal must have AVDD/2 dc or it must be ac-coupled.
Figure 2–15. RC Antialias Filter
To produce the best possible common-mode rejection of unwanted signal performance, the analog signal is
processed differentially until it is converted to digital data. The signal applied to the terminals INM and INP should
be differential to preserve the device specifications. As much as 6 dB of signal level will be lost if the single-ended
input is used directly. The signal source driving the analog inputs (INP and INM or AUXP and AUXM) should have
a low source impedance for best low-noise performance and accuracy.
To obtain maximum dynamic range, the signal should be ac-coupled to the input terminal. The analog input signal
is self-biased to the midsupply voltage if the monitor-amplifier input source is selected as the same source for the
相關(guān)PDF資料
PDF描述
TLE4935-2LS SPECIALTY ANALOG CIRCUIT, PSIP3
TLE4905LS SPECIALTY ANALOG CIRCUIT, PSIP3
TLE4935LS SPECIALTY ANALOG CIRCUIT, PSIP3
TPD3F303DQDR SPECIALTY ANALOG CIRCUIT, PDSO8
TPS2010DR 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC320AD50IPT 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD52CDW 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD52CPT 功能描述:IC ANALOG INTERFACE W/MS 48-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):- 動態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱:296-21257-2
TLC320AD535 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC
TLC320AD535C 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*