參數(shù)資料
型號(hào)： TLC320AD50IDWR
廠商： TEXAS INSTRUMENTS INC
元件分類： 模擬信號(hào)調(diào)理
英文描述： SPECIALTY ANALOG CIRCUIT, PDSO28
封裝： PLASTIC, SO-28
文件頁數(shù)： 14/55頁
文件大?。?/td> 506K
代理商： TLC320AD50IDWR
2–6
2.2
Reset and Power-Down Functions
2.2.1
Software and Hardware Reset
The TLC320AD50C and TLC320AD52C reset the internal counters and registers in response to either of two events:
1.
A low-going reset pulse is applied to terminal RESET.
2.
A 1 is written to the programmable software reset bit (D7 of control register 1).
Either event resets the control registers and clears all the sequential circuits in the device. Reset signals should be
at least 6 master clock periods long.
After hardware reset, the default contents of all registers is 0.
After a hardware or software reset, the AD50 and AD52 require a finite amount of time for the internal PLL to stabilize.
During this time, no control words or D/A data should be written to the device.
The reset sequence should be as follows:
1.
Assert reset (pulse width encompassing at least 6 MCLK periods)
2.
Deactivate reset
3.
Wait for SCLKS to be generated by the master device. This will take approximately 100
s.
4.
Wait for 18 frame syncs to occur
5.
Write control and configuration data
6.
Collect conversion data
2.2.2
Software and Hardware Power Down
Except for the digital interface, most of the device enters the power-down mode when D6 in control 1 register is set
to 1. When PWRDWN is taken low, the entire device is powered down. In either case, the register contents are
preserved and the output of the monitor amplifier is held at the midpoint voltage to minimize pops and clicks.
The amount of power drawn during software power down is higher than it is during a hardware power down because
of the current required to keep the digital interface active. Additional differences between software and hardware
power-down modes are detailed in the following paragraphs. Figure 2–7 represents the internal power-down logic.
PWRDWN
D6 is Programmed
Through a Secondary
Write Operation
Software Power Down
(Control Register 1, D6)
Internal TLC320AD50C
Figure 2–7. Internal Power-Down Logic
2.2.2.1 Software Power Down
When D6 of control 1 register is set to 1, the device enters the software power-down mode. In this state, the digital
interface circuit is still active while the internal ADC and DAC channels and differential outputs OUTP and OUTM are
disabled, and DOUT and FSD are inactive. Register data in the secondary serial communications is still accepted,
but data in the primary serial communications is ignored. The device returns to normal operation when D6 of control
1 register is reset to 0.
相關(guān)PDF資料
PDF描述
TLE4935-2LS SPECIALTY ANALOG CIRCUIT, PSIP3
TLE4905LS SPECIALTY ANALOG CIRCUIT, PSIP3
TLE4935LS SPECIALTY ANALOG CIRCUIT, PSIP3
TPD3F303DQDR SPECIALTY ANALOG CIRCUIT, PDSO8
TPS2010DR 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC320AD50IPT 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD52CDW 制造商:TI 制造商全稱:Texas Instruments 功能描述:SIGMA-DELTA ANALOG INTERFACE CIRCUITS WITH MASTER-SLAVE FUNCTION
TLC320AD52CPT 功能描述:IC ANALOG INTERFACE W/MS 48-LQFP RoHS:否 類別:集成電路 (IC) >> 接口 - 編解碼器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 類型:PCM 數(shù)據(jù)接口:PCM 音頻接口 分辨率（位）:15 b ADC / DAC 數(shù)量:1 / 1 三角積分調(diào)變:是 S/N 比，標(biāo)準(zhǔn) ADC / DAC (db):- 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db):- 電壓 - 電源，模擬:2.7 V ~ 3.3 V 電壓 - 電源，數(shù)字:2.7 V ~ 3.3 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-VFBGA 供應(yīng)商設(shè)備封裝:80-BGA MICROSTAR JUNIOR（5x5） 包裝:帶卷 (TR) 其它名稱:296-21257-2
TLC320AD535 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC
TLC320AD535C 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL CHANNEL VOICE/DATA CODEC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*