參數(shù)資料
型號: TL16PC564BLVPZ
廠商: Texas Instruments, Inc.
英文描述: Tools, Stencil; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes
中文描述: 的PCMCIA通用異步收發(fā)器
文件頁數(shù): 8/33頁
文件大小: 488K
代理商: TL16PC564BLVPZ
TL16PC564B, TL16PC564BLV
PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
SLLS225A – MARCH 1996 – REVISED FEBRUARY 1998
8
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
subsystem memory map (continued)
The subsystem control space is mapped as follows:
Subsystem Address Bits 8–0
272
288
Control Space
Control Register
PGMCLK Register (write only)
The subsystem UART space is mapped as follows:
Subsystem Address Bits 8–0
304
304
305
306
307
308
309
310
311
320
320
UART Space
UART MCR bit 5 (write only)
UART DLL (read only)
UART IER (read only)
UART FCR (read only)
UART LCR (read only)
UART MCR (read only)
UART LSR (read only)
UART MSR (read only)
UART DLM (read only)
UART transmitter FIFO (read only)
UART receiver FIFO (write only)
Only when serial bypass mode is enabled
host CPU/attribute-memory interface
The host CPU/attribute-memory interface is comprised of one port of the internal DPRAM, the eight CCRs, and
necessary control circuitry. Signals HA0 and CE1 are gated together internally so that the output of the gate is
low when both signals have been asserted by the host CPU. This output is combined with REG and the decoded
address, HA(9–1), to provide the chip enable for the DPRAM and CCRs. This composite chip enable in
combination with WE or OE allows writes and reads to the DPRAM and CCRs.
subsystem/attribute-memory interface
The subsystem/attribute-memory interface is comprised of the second port of the internal DPRAM, the eight
CCRs, and necessary control circuitry. When in multiplexed mode (SSAB = 0), the combination of signals
SELZ/I and ALE(AS) allows either a positive-pulse Intel or a negative-pulse Zilog address latch-enable strobe
to latch the address on SA8 and SAD(7–0). When in the Zilog mode (SELZ/I high), the combination of read/write
[WR(R/W)], data strobe [RD(DS)], and decoded address allows ZBUS access. When in the Intel configuration
(SELZ/I low), the combination of read [RD(DS)], write [WR(R/W)], and decoded address allows IBUS access.
When in nonmultiplexed mode (SSAB = 1), SA(7–0) become the lower-order address bits, SAD(7–0) are strictly
the bidirectional data bus, and ALE(AS) is nonfunctional. All other interface signals function the same.
SSAB
0
0
0
0
1
1
1
1
SELZ/I
0
0
1
1
0
0
1
1
RD(DS)
0
1
0
0
0
1
0
0
WR(R/W)
1
0
1
0
1
0
1
0
Address
SA8, SAD(7–0)
SA8, SAD(7–0)
SA8, SAD(7–0)
SA8, SAD(7–0)
SA(8–0)
SA(8–0)
SA(8–0)
SA(8–0)
Operation
Intel read
Intel write
Zilog read
Zilog write
Intel read
Intel write
Zilog read
Zilog write
相關(guān)PDF資料
PDF描述
TL16PC564BLV PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
TL172C NORMALLY OFF SILICON HALL-EFFECT SWITCH
TL2218-285YPW EXCALIBUR CURRENT-MODE SCSI TERMINATOR
TL2218 EXCALIBUR CURRENT-MODE SCSI TERMINATOR
TL2218-285Y EXCALIBUR CURRENT-MODE SCSI TERMINATOR
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TL16PC564BPZ 功能描述:UART 接口集成電路 Sngl UART w/64-Byte FIFOs PCMCIA Ifc RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
TL16PC564BPZG4 功能描述:UART 接口集成電路 Sgl UART w/64-Byte Fifos RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
TL16PIR552 制造商:TI 制造商全稱:Texas Instruments 功能描述:DUAL UART WITH DUAL IrDA AND 1284 PARALLEL PORT
TL16PIR552PH 功能描述:UART 接口集成電路 Dual UART w/Dl IrDA & 1284 Parallel Port RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel
TL16PIR552PHG4 功能描述:UART 接口集成電路 DUAL UART W/DUAL IRDA & 1284 PORT RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 數(shù)據(jù)速率:3 Mbps 電源電壓-最大:3.6 V 電源電壓-最小:2.7 V 電源電流:20 mA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LQFP-48 封裝:Reel