- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365778 > TDA8357J (NXP SEMICONDUCTORS) Full bridge current driven vertical deflection output circuit in LVDMOS(LVDMOS中的整橋電流驅(qū)動(dòng)的垂直偏轉(zhuǎn)輸出電路) PDF資料下載
參數(shù)資料
| 型號(hào)： | TDA8357J |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 偏轉(zhuǎn) |
| 英文描述： | Full bridge current driven vertical deflection output circuit in LVDMOS(LVDMOS中的整橋電流驅(qū)動(dòng)的垂直偏轉(zhuǎn)輸出電路) |
| 中文描述： | VERTICAL DEFLECTION IC, PZIP9 |
| 封裝： | POWER, PLASTIC, SOT-523-1, DIL-BENT-SIL, 9 PIN |
| 文件頁(yè)數(shù)： | 4/16頁(yè) |
| 文件大?。?/td> | 96K |
| 代理商： | TDA8357J |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
1999 Nov 10
4
Philips Semiconductors
Preliminary specification
Full bridge vertical deflection output circuit
in LVDMOS
TDA8357J
FUNCTIONAL DESCRIPTION
Vertical output stage
The vertical driver circuit has a bridge configuration.
The deflection coil is connected between the
complimentary driven output amplifiers. The differential
input circuit is voltage driven. The input circuit is specially
designed for direct connection to driver circuits delivering
a differential signal but it is also suitable for single-ended
applications. The output currents of the driver device are
converted to voltages by the conversion resistors
R
CV1
and R
CV2
(see Fig.3) connected to pins INA
and INB. The differential input voltage is compared with
the voltage across the measuring resistor R
M
, providing
internal feedback information. The voltage across R
M
is
proportional with the output current. The relationship
between the differential input current and the output
current is defined by:
2
×
I
i(dif)(p-p)
×
R
CV
= I
o(p-p)
×
R
M
The output current should measure 0.5 to 2.0 A (p-p) and
is determined by the value of R
M
and R
CV
. The allowable
input voltage range is 100 mV to 1.6 V for each input. The
formula given does not include internal bondwire
resistances. Depending on the values of R
M
and the
internal bondwire resistance (typical value of 50 m
) the
actual value of the current in the deflection coil will be
about 5% lower than calculated.
Flyback supply
The flyback voltage is determined by the flyback supply
voltage V
FB
. The principle of two supply voltages (class G)
allows to use an optimum supply voltage V
P
for scan and
an optimum flyback supply voltage V
FB
for flyback, thus
very high efficiency is achieved. The available flyback
output voltage across the coil is almost equal to V
FB
, due
to the absence of a coupling capacitor which is not
required in a bridge configuration. The very short rise
and fall times of the flyback switch are determined mainly
by the slew-rate value of more than 300 V/
μ
s.
Protection
The output circuit contains protection circuits for:
Too high die temperature
Overvoltage of output A.
Guard circuit
A guard circuit with output pin GUARD is provided.
The guard circuit generates a HIGH-level during the
flyback period. The guard circuit is also activated for one
of the following conditions:
During thermal protection (T
j
≈
170
°
C)
During an open-loop condition.
The guard signal can be used for blanking the picture tube
and signalling fault conditions. The vertical
synchronization pulses of the guard signal can be used by
an On Screen Display (OSD) microcontroller.
Damping resistor compensation
HF loop stability is achieved by connecting a damping
resistor R
D1
across the deflection coil. The current values
in R
D1
during scan and flyback are significantly different.
Boththeresistorcurrentandthedeflectioncoilcurrentflow
intomeasuringresistor R
M
,resultinginatoolowdeflection
coil current at the start of the scan.
The difference in the damping resistor current values
during scan and flyback have to be externally
compensated in order to achieve a short settling time.
For that purpose a compensation resistor R
CMP
in series
with a zener diode is connected between pins OUTA
and INA (see Fig.4). The zener diode voltage value should
be equal to V
P
. The value of R
CMP
is calculated by:
where:
V
loss(FB)
is the voltage loss between pins V
FB
and OUTA
at flyback
R
coil
is the deflection coil resistance
V
Z
is the voltage of zener diode D5.
R
CMP
V
–
loss FB
V
loss FB
)
V
Z
–
)
R
D1
×
×
R
CV1
)
×
V
FB
)
I
coil peak
)
R
coil
–
(
R
M
×
------------------------V
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA8358 | Full bridge vertical deflection output circuit in LVDMOS with east-west amplifier |
| TDA8358J | Full bridge vertical deflection output circuit in LVDMOS with east-west amplifier(帶水平放大器的LVDMOS中的整橋電流驅(qū)動(dòng)的垂直偏轉(zhuǎn)輸出電路) |
| TDA8359J | Full bridge vertical deflection output circuit in LVDMOS |
| TDA8366H | I2C-bus controlled PAL/NTSC TV processor |
| TDA8366 | IIC-bus controlled PAL/NTSC TVprocessor(IIC總線控制的PAL/NTSC TV處理器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA8358 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Full bridge vertical deflection output circuit in LVDMOS with east-west amplifier |
| TDA8358J | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Full bridge vertical deflection output circuit in LVDMOS with east-west amplifier |
| TDA8359J | 制造商:Distributed By MCM 功能描述:Lvdmos Philips IC 9-Pin Zip |
| TDA8359J/N2,112 | 功能描述:視頻 IC FULL BDG VERT DEFL RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| TDA8359JU | 功能描述:視頻 IC FULL BDG VERT DEFL O/P CIRC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。